{"id":"https://openalex.org/W2153230814","doi":"https://doi.org/10.1145/1216919.1216934","title":"Synthesis of an application-specific soft multiprocessor system","display_name":"Synthesis of an application-specific soft multiprocessor system","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W2153230814","doi":"https://doi.org/10.1145/1216919.1216934","mag":"2153230814"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216934","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102170602","display_name":"Jason Cong","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024012493","display_name":"Guoling Han","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guoling Han","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009452553","display_name":"Wei Jiang","orcid":"https://orcid.org/0000-0001-5663-9119"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Jiang","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":5.4146,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.95574037,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"99","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.856528639793396},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7575759887695312},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6101266145706177},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5762296915054321},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4999966621398926},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4548008441925049},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.42154091596603394},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4171956479549408},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4127851128578186},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4082481861114502},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38377660512924194},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13201174139976501}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.856528639793396},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7575759887695312},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6101266145706177},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5762296915054321},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4999966621398926},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4548008441925049},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.42154091596603394},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4171956479549408},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4127851128578186},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4082481861114502},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38377660512924194},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13201174139976501},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1216919.1216934","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.63.5331","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.63.5331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cadlab.cs.ucla.edu/~cong/papers/fpga54-cong.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320309411","display_name":"University of California Berkeley","ror":"https://ror.org/01an7q238"},{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1493456587","https://openalex.org/W1534741631","https://openalex.org/W1582450315","https://openalex.org/W1978662106","https://openalex.org/W1982882434","https://openalex.org/W1988118342","https://openalex.org/W2009277123","https://openalex.org/W2033872646","https://openalex.org/W2040924621","https://openalex.org/W2044247685","https://openalex.org/W2080734931","https://openalex.org/W2091158003","https://openalex.org/W2103351993","https://openalex.org/W2104066908","https://openalex.org/W2110550622","https://openalex.org/W2127044011","https://openalex.org/W2128286183","https://openalex.org/W2131167145","https://openalex.org/W2137325438","https://openalex.org/W2142386205"],"related_works":["https://openalex.org/W2051367001","https://openalex.org/W2114699295","https://openalex.org/W2170132667","https://openalex.org/W2283291034","https://openalex.org/W2158075784","https://openalex.org/W2021050177","https://openalex.org/W2360740901","https://openalex.org/W1733143018","https://openalex.org/W2105876736","https://openalex.org/W2374612118"],"abstract_inverted_index":{"The":[0],"application-specific":[1,25,31,67,119],"multiprocessor":[2,32,68,116],"System-on-a-Chip":[3],"is":[4,34,130],"a":[5,40,82,101],"promising":[6],"design":[7,155],"alternative":[8],"because":[9,37],"of":[10,14,42,64,91,103,114,127,138],"its":[11],"high":[12,21],"degree":[13],"flexibility,":[15],"short":[16],"development":[17],"time,":[18],"and":[19,49,57,73,99,109,122],"potentially":[20],"performance":[22],"attributed":[23],"to":[24,54,70,89,141],"optimizations.":[26],"However,":[27],"designing":[28],"an":[29],"optimal":[30],"system":[33,69],"still":[35],"challenging":[36],"there":[38],"are":[39],"number":[41],"important":[43],"metrics,":[44],"such":[45],"as":[46],"throughput,":[47],"latency,":[48],"resource":[50,74],"usage,":[51],"that":[52,90],"need":[53],"be":[55],"explored":[56],"optimized.":[58],"This":[59],"paper":[60],"addresses":[61],"the":[62,66,77,95,115,125,142],"problem":[63],"synthesizing":[65],"minimize":[71],"latency":[72,121],"usage":[75],"under":[76],"throughput":[78],"constraint.":[79],"We":[80],"employ":[81],"novel":[83],"framework":[84],"for":[85,111,132],"this":[86],"problem,":[87],"similar":[88],"technology":[92],"mapping":[93],"in":[94],"logic":[96],"synthesis":[97],"domain,":[98],"develop":[100],"set":[102],"efficient":[104,112],"algorithms,":[105],"including":[106],"labeling,":[107],"clustering":[108],"packing,":[110],"generation":[113],"architecture":[117],"with":[118],"optimized":[120],"resources.":[123],"Specifically,":[124],"result":[126],"our":[128,139],"algorithm":[129],"latency-optimal":[131],"directed":[133],"acyclic":[134],"task":[135],"graphs.":[136],"Application":[137],"approach":[140],"Motion":[143],"JPEG":[144],"example":[145],"on":[146],"Xilinx\u2019s":[147],"Virtex":[148],"II":[149],"Pro":[150],"platform":[151],"FPGA":[152],"shows":[153],"interesting":[154],"tradeoffs.":[156]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}