{"id":"https://openalex.org/W2057859842","doi":"https://doi.org/10.1145/1216919.1216932","title":"Post-route LUT output polarity selection for timing optimization","display_name":"Post-route LUT output polarity selection for timing optimization","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W2057859842","doi":"https://doi.org/10.1145/1216919.1216932","mag":"2057859842"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216932","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102004327","display_name":"Kai Zhu","orcid":"https://orcid.org/0000-0002-6401-2882"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Kai Zhu","raw_affiliation_strings":["Actel Corporation, Mountain View, California"],"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, California","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5102004327"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7025,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73100585,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8677433133125305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6925140619277954},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6845964789390564},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6144841313362122},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.6000295281410217},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4825655519962311},{"id":"https://openalex.org/keywords/polarity","display_name":"Polarity (international relations)","score":0.47070834040641785},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4427153170108795},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.4310793876647949},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4249148368835449},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3715474009513855},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32719892263412476},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25555264949798584},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.22309723496437073},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.1719154715538025},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12244313955307007},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1184346079826355}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8677433133125305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6925140619277954},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6845964789390564},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6144841313362122},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.6000295281410217},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4825655519962311},{"id":"https://openalex.org/C2777361361","wikidata":"https://www.wikidata.org/wiki/Q1112585","display_name":"Polarity (international relations)","level":3,"score":0.47070834040641785},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4427153170108795},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.4310793876647949},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4249148368835449},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3715474009513855},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32719892263412476},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25555264949798584},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.22309723496437073},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1719154715538025},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12244313955307007},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1184346079826355},{"id":"https://openalex.org/C1491633281","wikidata":"https://www.wikidata.org/wiki/Q7868","display_name":"Cell","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1216919.1216932","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1522950391","https://openalex.org/W2115047803","https://openalex.org/W2124021899","https://openalex.org/W2140646848","https://openalex.org/W2147071478","https://openalex.org/W2169142451","https://openalex.org/W2752885492","https://openalex.org/W3103339143","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1972355764","https://openalex.org/W1993197222","https://openalex.org/W2349715051","https://openalex.org/W2386369498","https://openalex.org/W2071491930","https://openalex.org/W4385819622","https://openalex.org/W2347665962","https://openalex.org/W2155289750","https://openalex.org/W2900863455","https://openalex.org/W2159724425"],"abstract_inverted_index":{"Modern":[0],"FPGA":[1],"architectures":[2],"support":[3],"flexible":[4],"polarity":[5,56,89],"propagation":[6,57],"in":[7,33,42,102,120],"the":[8,17,31,34,59,62,81,128,132],"fabric":[9],"of":[10,19,55,147],"logic":[11,23],"blocks":[12],"and":[13,39,58,64,115,122,140],"interconnects.":[14],"For":[15],"example,":[16],"output":[18,88],"a":[20,44,47,145],"lookup-table":[21],"(LUT)":[22],"block":[24],"can":[25,94,130],"be":[26,95],"inverted":[27],"by":[28,85,136],"inverting":[29],"all":[30],"bits":[32],"LUT":[35,45,87],"table.":[36],"The":[37,53,92,109],"rise":[38,63],"fall":[40,65],"delays":[41,66],"either":[43],"or":[46],"routing":[48,103],"multiplexer":[49],"usually":[50],"differ":[51],"substantially.":[52],"flexibility":[54],"difference":[60],"between":[61],"provide":[67],"an":[68,77],"opportunity":[69],"to":[70,79,97,113,138],"further":[71],"optimize":[72],"timing.":[73],"This":[74],"paper":[75],"describes":[76],"algorithm":[78,93,110,129],"minimize":[80],"longest":[82,133],"path":[83,134],"delay":[84,135],"adjusting":[86],"after":[90],"routing.":[91,123],"extended":[96],"reduce":[98,131],"active":[99],"leakage":[100],"power":[101],"multiplexers":[104],"while":[105],"meeting":[106],"timing":[107],"constraints.":[108],"is":[111],"efficient,easy":[112],"implement,":[114],"does":[116],"not":[117],"require":[118],"change":[119],"placement":[121],"Preliminary":[124],"experiments":[125],"show":[126],"that":[127],"up":[137],"5.8%":[139],"on":[141,144],"average":[142],"2.5%":[143],"set":[146],"customer":[148],"designs.":[149]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}