{"id":"https://openalex.org/W2157406114","doi":"https://doi.org/10.1145/1216919.1216931","title":"Stochastic physical synthesis for FPGAs with pre-routing interconnect uncertainty and process variation","display_name":"Stochastic physical synthesis for FPGAs with pre-routing interconnect uncertainty and process variation","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W2157406114","doi":"https://doi.org/10.1145/1216919.1216931","mag":"2157406114"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216931","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101026950","display_name":"Yan Lin","orcid":"https://orcid.org/0009-0001-4169-6150"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Lin","raw_affiliation_strings":["University of California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008695429","display_name":"Lei He","orcid":"https://orcid.org/0000-0002-5266-3805"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei He","raw_affiliation_strings":["University of California, Los Angeles, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":4.6697,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.9488175,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"80","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.71358323097229},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6164073944091797},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.5571611523628235},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5462505221366882},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5195972323417664},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4795089066028595},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47386837005615234},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4563596248626709},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44190865755081177},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.41670462489128113},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3912014961242676},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.33752119541168213},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.24261930584907532},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20625415444374084},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18583273887634277},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1304715871810913},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.11468952894210815}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.71358323097229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6164073944091797},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5571611523628235},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5462505221366882},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5195972323417664},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4795089066028595},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47386837005615234},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4563596248626709},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44190865755081177},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.41670462489128113},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3912014961242676},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.33752119541168213},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.24261930584907532},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20625415444374084},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18583273887634277},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1304715871810913},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.11468952894210815},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1216919.1216931","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.118.7802","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.118.7802","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.ucla.edu/~ylin/publications/fpga07-acm.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.126.1292","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.126.1292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://eda.ee.ucla.edu/pub/c96.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.46000000834465027,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1988001671","https://openalex.org/W1990191510","https://openalex.org/W2076265641","https://openalex.org/W2084083833","https://openalex.org/W2094806828","https://openalex.org/W2101356024","https://openalex.org/W2115596773","https://openalex.org/W2119125081","https://openalex.org/W2121437951","https://openalex.org/W2126460975","https://openalex.org/W2126564504","https://openalex.org/W2127513491","https://openalex.org/W2128932352","https://openalex.org/W2130512258","https://openalex.org/W2149606342","https://openalex.org/W2158750015","https://openalex.org/W2163262735","https://openalex.org/W2171775842","https://openalex.org/W2178225970","https://openalex.org/W2275304190"],"related_works":["https://openalex.org/W2181385951","https://openalex.org/W1727049600","https://openalex.org/W1481897060","https://openalex.org/W2183812348","https://openalex.org/W1995056098","https://openalex.org/W2134944363","https://openalex.org/W2126460975","https://openalex.org/W1804063983","https://openalex.org/W4313890168","https://openalex.org/W2129468521"],"abstract_inverted_index":{"Process":[0],"variation":[1,38,126],"and":[2,9,39,52,55,66,88,102,122,153,169,206,243],"pre-routing":[3,40],"interconnect":[4,41,117],"delay":[5,42,118,149,194],"uncertainty":[6,43,119],"affect":[7],"timing":[8,33,222],"power":[10],"for":[11,44,81,91,120,127,235],"modern":[12],"VLSI":[13],"designs":[14],"in":[15],"nanometer":[16],"technologies.":[17],"This":[18],"paper":[19],"presents":[20],"the":[21,50,58,62,69,82,135,147,154,161,179,183,192,199,207,214,231,236],"first":[22],"in-depth":[23],"study":[24],"on":[25],"stochastic":[26,63,132,164,225],"physical":[27],"synthesis":[28],"algorithms":[29,133],"leveraging":[30],"statistical":[31],"static":[32],"analysis":[34],"(SSTA)":[35],"with":[36,49,146,166,175],"process":[37,125],"FPGAs.":[45],"Evaluated":[46],"by":[47,151,158,197,204,241,247],"SSTA":[48],"placed":[51],"routed":[53],"layout":[54],"measured":[56],"at":[57],"same":[59,237],"clock":[60],"frequency,":[61],"clustering,":[64],"placement":[65,103,168],"routing":[67,105,170,226,238],"reduce":[68,230,245],"yield":[70,136,184],"loss":[71,137,185],"from":[72,115,123,188],"50":[73],"failed":[74],"parts":[75,79],"per":[76],"10":[77,143],"thousand":[78],"(pp10K)":[80],"deterministic":[83,167,215,251],"flow":[84,174],"to":[85,140,178,190,213,229,244,250],"9,":[86],"12":[87],"35pp10K":[89],"respectively":[90],"MCNC":[92],"designs.":[93],"The":[94,111],"majority":[95],"of":[96],"improvements":[97],"are":[98],"achieved":[99],"during":[100],"clustering":[101,121,165],"while":[104,218],"stage":[106],"has":[107],"much":[108],"less":[109],"gain.":[110],"gain":[112],"mainly":[113],"comes":[114],"modeling":[116],"considering":[124],"placement.":[128],"When":[129],"applying":[130],"all":[131],"concurrently,":[134],"is":[138,171,186,195,202,209,223,227],"reduced":[139,150,157,187,196,203,211],"5pp10K":[141],"(a":[142],"X":[144],"reduction)":[145],"mean":[148,193],"6.2%":[152],"standard":[155,200],"deviation":[156,201],"7.5%.":[159],"On":[160],"other":[162],"hand,":[163],"a":[172],"good":[173],"little":[176],"change":[177],"entire":[180],"flow,":[181],"but":[182],"50pp10K":[189],"9pp10K,":[191],"5.0%,":[198],"6.4%,":[205],"runtime":[208,246],"slightly":[210],"compared":[212,249],"flow.":[216],"Finally,":[217],"its":[219],"improvement":[220],"over":[221],"small,":[224],"able":[228],"total":[232],"wire":[233],"length":[234],"channel":[239],"width":[240],"4.5%":[242],"4.2%":[248],"routing.":[252]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}