{"id":"https://openalex.org/W2022807575","doi":"https://doi.org/10.1145/1216919.1216927","title":"An FPGA-based Pentium\u00ae in a complete desktop system","display_name":"An FPGA-based Pentium\u00ae in a complete desktop system","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W2022807575","doi":"https://doi.org/10.1145/1216919.1216927","mag":"2022807575"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216927","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113526607","display_name":"Shih\u2010Lien L. Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shih-Lien L. Lu","raw_affiliation_strings":["Intel Corp","Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009732949","display_name":"Peter Yiannacouras","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Peter Yiannacouras","raw_affiliation_strings":["University of Toronto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031803130","display_name":"Rolf Kassa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Rolf Kassa","raw_affiliation_strings":["Intel Corp","Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028291857","display_name":"Michael Konow","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Michael Konow","raw_affiliation_strings":["Intel Corp","Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018071173","display_name":"Taeweon Suh","orcid":"https://orcid.org/0000-0002-6377-5482"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taeweon Suh","raw_affiliation_strings":["Georgia Institute of Technology","[Georgia Institute of Technology.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"[Georgia Institute of Technology.]","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.0504,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.9610787,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.9457064867019653},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7997704148292542},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6814022064208984},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6543468236923218},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.6236327290534973},{"id":"https://openalex.org/keywords/motherboard","display_name":"Motherboard","score":0.605151355266571},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5966387987136841},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5490730404853821},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5287375450134277},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5256734490394592},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5200526118278503},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.48134645819664},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40254831314086914},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35846492648124695}],"concepts":[{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.9457064867019653},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7997704148292542},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6814022064208984},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6543468236923218},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.6236327290534973},{"id":"https://openalex.org/C2777697265","wikidata":"https://www.wikidata.org/wiki/Q4321","display_name":"Motherboard","level":2,"score":0.605151355266571},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5966387987136841},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5490730404853821},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5287375450134277},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5256734490394592},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5200526118278503},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.48134645819664},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40254831314086914},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35846492648124695},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1216919.1216927","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W64953808","https://openalex.org/W130568994","https://openalex.org/W1977850862","https://openalex.org/W1995348478","https://openalex.org/W2032094184","https://openalex.org/W2100313538","https://openalex.org/W2120635877","https://openalex.org/W2133712953","https://openalex.org/W2141342364","https://openalex.org/W2148949838","https://openalex.org/W2293995198"],"related_works":["https://openalex.org/W2133965417","https://openalex.org/W119599369","https://openalex.org/W48934181","https://openalex.org/W2888526229","https://openalex.org/W2416897075","https://openalex.org/W2358787058","https://openalex.org/W2113648965","https://openalex.org/W2102046644","https://openalex.org/W2133733483","https://openalex.org/W2062495483"],"abstract_inverted_index":{"Software":[0],"simulation":[1,25],"has":[2],"been":[3],"the":[4,36,76,119,125,130,138,155,162,179,184],"predominant":[5],"method":[6],"for":[7],"architects":[8],"to":[9,41,53,78,132,154,172],"evaluate":[10,158],"microprocessor":[11,140],"research":[12],"proposals.":[13],"There":[14],"are":[15,48],"three":[16,81],"tenets":[17,56],"in":[18,116,124,204],"modeling":[19],"new":[20],"designs":[21],"with":[22,70,93,192],"software":[23],"models:":[24],"speed,":[26],"model":[27,30],"accuracy":[28],"and":[29,38,106,127,157,183,199],"completeness.":[31],"The":[32,83],"increasing":[33],"complexity":[34],"of":[35,118,137],"processor":[37,91,120,156],"accelerated":[39],"trend":[40],"have":[42,111,128],"multiple":[43],"processors":[44],"on":[45,51,161],"a":[46,113,134],"chip":[47],"putting":[49],"burden":[50],"simulators":[52],"achieve":[54],"all":[55,80],"mentioned,":[57],"including":[58,177],"accurately":[59],"capturing":[60],"OS":[61],"effects.":[62],"In":[63,188],"this":[64,168],"work":[65],"we":[66,110,190],"perform":[67],"preliminary":[68,174],"experimentation/prototyping":[69],"an":[71,86],"emulation":[72,170],"system":[73,84,92,171],"which":[74,202],"overcomes":[75],"tension":[77],"satisfy":[79],"requirements.":[82],"is":[85],"original":[87],"Socket-7":[88],"based":[89],"desktop":[90,164],"typical":[94],"hardware":[95,194],"peripherals":[96],"running":[97],"modern":[98],"operating":[99],"systems":[100],"such":[101,196],"as":[102,197],"Fedora":[103],"Core":[104],"4":[105],"Windows":[107],"XP;":[108],"however":[109],"inserted":[112],"Xilinx":[114],"Virtex-4":[115,131],"place":[117],"that":[121],"should":[122],"sit":[123],"motherboard":[126],"used":[129],"host":[133],"complete":[135,163],"version":[136],"Pentium\u00ae":[139],"(which":[141],"consumes":[142],"less":[143],"than":[144],"half":[145],"its":[146],"resources).":[147],"We":[148,166],"can":[149],"therefore":[150],"apply":[151],"architectural":[152,175],"changes":[153],"their":[159],"effects":[160],"system.":[165],"use":[167],"FPGA-based":[169],"conduct":[173],"experiments":[176],"growing":[178],"branch":[180],"target":[181],"buffer":[182],"level":[185],"1":[186],"caches.":[187],"addition,":[189],"experimented":[191],"interfacing":[193],"accelerators":[195],"DES":[198],"AES":[200],"engines":[201],"resulted":[203],"27x":[205],"speedups.":[206]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}