{"id":"https://openalex.org/W2119981612","doi":"https://doi.org/10.1145/1216919.1216924","title":"A synthesizable datapath-oriented embedded FPGA fabric","display_name":"A synthesizable datapath-oriented embedded FPGA fabric","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W2119981612","doi":"https://doi.org/10.1145/1216919.1216924","mag":"2119981612"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216924","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Steve J. E. Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, B.C., Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, B.C., Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108360361","display_name":"C.H. Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"C. H. Ho","raw_affiliation_strings":["Imperial College London, London, England","Imperial College London, London, England#TAB#"],"affiliations":[{"raw_affiliation_string":"Imperial College London, London, England","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College London, London, England#TAB#","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]},{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA","HK"],"is_corresponding":false,"raw_author_name":"Philip H. W. Leong","raw_affiliation_strings":["University of British Columbia, Vancouver, B.C., Canada and University of Hong Kong, Hong Kong","University of British Columbia, Vancouver, B.C., Canada and University of Hong Kong, Hong Kong#TAB#"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, B.C., Canada and University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I141945490","https://openalex.org/I889458895"]},{"raw_affiliation_string":"University of British Columbia, Vancouver, B.C., Canada and University of Hong Kong, Hong Kong#TAB#","institution_ids":["https://openalex.org/I141945490","https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Imperial College London, London, England","Imperial College London, London, England#TAB#"],"affiliations":[{"raw_affiliation_string":"Imperial College London, London, England","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College London, London, England#TAB#","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110217765","display_name":"Brad Quinton","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Brad Quinton","raw_affiliation_strings":["University of British Columbia, Vancouver, B.C., Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, B.C., Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5013246362"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":2.8499,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.90704841,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"33","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9796205759048462},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8608737587928772},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6453135013580322},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.552872359752655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4841357171535492},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4192872941493988}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9796205759048462},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8608737587928772},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6453135013580322},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.552872359752655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4841357171535492},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4192872941493988}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1216919.1216924","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320283","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1990161726","https://openalex.org/W1992393251","https://openalex.org/W1998449406","https://openalex.org/W2025787141","https://openalex.org/W2058686619","https://openalex.org/W2090068045","https://openalex.org/W2098129944","https://openalex.org/W2100580949","https://openalex.org/W2104449965","https://openalex.org/W2129547250","https://openalex.org/W2130587111","https://openalex.org/W2133712953","https://openalex.org/W2140956115","https://openalex.org/W2154356865","https://openalex.org/W2163835931","https://openalex.org/W2165055337","https://openalex.org/W2168225933"],"related_works":["https://openalex.org/W2539791828","https://openalex.org/W754618436","https://openalex.org/W1971060115","https://openalex.org/W2002703587","https://openalex.org/W2588081531","https://openalex.org/W4308096588","https://openalex.org/W4230329051","https://openalex.org/W3217667592","https://openalex.org/W4231072303","https://openalex.org/W2369655976"],"abstract_inverted_index":{"We":[0,62],"present":[1],"an":[2],"architecture":[3,27,77],"for":[4,30],"a":[5,23,45,65],"synthesizable":[6,88],"datapath-oriented":[7],"Field":[8],"Programmable":[9],"Gate":[10],"Array":[11],"(FPGA)":[12],"core":[13],"which":[14,49],"can":[15],"be":[16,53],"used":[17],"to":[18,22,52],"provide":[19],"post-fabrication":[20],"flexibility":[21],"System-on-Chip":[24],"(SoC).":[25],"Our":[26],"is":[28,72,78],"optimized":[29],"bus-based":[31],"operations":[32],"that":[33,74],"are":[34],"common":[35],"in":[36],"signal":[37],"processing":[38],"and":[39,60],"computation":[40],"intensive":[41],"applications.":[42],"It":[43,71],"employs":[44],"directional":[46],"routing":[47],"architecture,":[48],"allows":[50],"it":[51],"synthesized":[54],"using":[55],"standard":[56],"ASIC":[57],"design":[58],"tools":[59],"flows.":[61],"also":[63],"describe":[64],"proof-of-concept":[66],"layout":[67],"of":[68],"our":[69],"core.":[70,91],"shown":[73],"the":[75,84],"proposed":[76],"significantly":[79],"more":[80],"area":[81],"efficient":[82],"than":[83],"best":[85],"previously":[86],"reported":[87],"programmable":[89],"logic":[90]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}