{"id":"https://openalex.org/W2011918740","doi":"https://doi.org/10.1145/1216919.1216923","title":"Designing efficient input interconnect blocks for LUT clusters using counting and entropy","display_name":"Designing efficient input interconnect blocks for LUT clusters using counting and entropy","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W2011918740","doi":"https://doi.org/10.1145/1216919.1216923","mag":"2011918740"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216923","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216923","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100852727","display_name":"Wenyi Feng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wenyi Feng","raw_affiliation_strings":["Actel Corporation, Mountain View, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024157591","display_name":"Sinan Kaptanoglu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sinan Kaptanoglu","raw_affiliation_strings":["Actel Corporation, Mountain View, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4369,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.81978135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"23","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7443517446517944},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7069332599639893},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6969476342201233},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.631405234336853},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.620985746383667},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.6072094440460205},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6061667799949646},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.5376132130622864},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5142971873283386},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32462477684020996},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3097415864467621},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21536043286323547},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13047006726264954}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7443517446517944},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7069332599639893},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6969476342201233},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.631405234336853},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.620985746383667},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.6072094440460205},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6061667799949646},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.5376132130622864},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5142971873283386},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32462477684020996},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3097415864467621},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21536043286323547},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13047006726264954},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1216919.1216923","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216923","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1522950391","https://openalex.org/W1523051745","https://openalex.org/W2024701359","https://openalex.org/W2033148011","https://openalex.org/W2038318386","https://openalex.org/W2055926406","https://openalex.org/W2076729972","https://openalex.org/W2099111195","https://openalex.org/W2113645429","https://openalex.org/W2130436146","https://openalex.org/W2138840350"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2184011203"],"abstract_inverted_index":{"In":[0,32],"a":[1,40,115,136,155],"cluster-based":[2],"FPGA,":[3],"the":[4,14,53,67,87,145],"interconnect":[5,38,43],"from":[6],"external":[7],"routing":[8,76,107,140],"tracks":[9],"and":[10,20,91,101,150],"cluster":[11],"feedbacks":[12],"to":[13,51,72,81],"LUT":[15],"inputs":[16],"consumes":[17],"significant":[18],"area,":[19],"no":[21],"consensus":[22],"has":[23],"emerged":[24],"among":[25],"different":[26,84],"implementations":[27],"(e.g.,":[28],"1-level":[29,99],"or":[30],"2-level).":[31],"this":[33,37,70],"paper,":[34],"we":[35],"model":[36],"as":[39,66,132],"unified":[41],"input":[42],"block":[44],"(IIB).":[45],"We":[46,62,94,113],"develop":[47],"general":[48],"combinatorial":[49],"techniques":[50],"count":[52],"number":[54],"of":[55,59,69,118,147,158],"distinct":[56],"functional":[57],"configurations":[58],"an":[60,74],"IIB.":[61],"use":[63,126],"entropy,":[64],"defined":[65],"logarithm":[68],"count,":[71],"estimate":[73],"IIB's":[75],"flexibility.":[77,141],"This":[78],"enables":[79],"us":[80],"analytically":[82],"evaluate":[83],"IIBs":[85,100,104,124],"without":[86],"customary":[88],"time-consuming":[89],"place":[90],"route":[92],"experiments.":[93],"show":[95],"that":[96,125,152],"both":[97],"depopulated":[98],"VPR-style":[102],"2-level":[103],"achieve":[105],"high":[106],"flexibility":[108],"but":[109],"lack":[110],"area":[111],"efficiency.":[112],"propose":[114],"novel":[116],"class":[117],"highly":[119],"efficient,":[120],"yet":[121],"still":[122],"simple,":[123],"substantially":[127],"fewer":[128],"switches":[129],"(as":[130],"few":[131],"1/3)":[133],"with":[134],"only":[135],"small":[137],"degradation":[138],"in":[139],"Experimental":[142],"results":[143],"verify":[144],"routability":[146],"these":[148],"IIBs,":[149],"confirm":[151],"entropy":[153],"is":[154],"good":[156],"predictor":[157],"routability.":[159]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}