{"id":"https://openalex.org/W2036926171","doi":"https://doi.org/10.1145/1216919.1216922","title":"Design of a logic element for implementing an asynchronous FPGA","display_name":"Design of a logic element for implementing an asynchronous FPGA","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W2036926171","doi":"https://doi.org/10.1145/1216919.1216922","mag":"2036926171"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216922","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037749034","display_name":"Scott C. Smith","orcid":"https://orcid.org/0000-0001-9863-6637"},"institutions":[{"id":"https://openalex.org/I20382870","display_name":"Missouri University of Science and Technology","ror":"https://ror.org/00scwqd12","country_code":"US","type":"education","lineage":["https://openalex.org/I20382870"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Scott C. Smith","raw_affiliation_strings":["University of Missouri - Rolla, Rolla, MO"],"affiliations":[{"raw_affiliation_string":"University of Missouri - Rolla, Rolla, MO","institution_ids":["https://openalex.org/I20382870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037749034"],"corresponding_institution_ids":["https://openalex.org/I20382870"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.10419524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"13","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7516454458236694},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6484902501106262},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6006285548210144},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5935213565826416},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5881662368774414},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5786765217781067},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5493044257164001},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.549109160900116},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.506227433681488},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4267272651195526},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4240139126777649},{"id":"https://openalex.org/keywords/element","display_name":"Element (criminal law)","score":0.4188781976699829},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3959796726703644},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.38090354204177856},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35976099967956543},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33943045139312744},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2447536289691925},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20072302222251892},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10210463404655457},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09325358271598816},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.0887925922870636},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.05729350447654724}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7516454458236694},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6484902501106262},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6006285548210144},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5935213565826416},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5881662368774414},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5786765217781067},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5493044257164001},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.549109160900116},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.506227433681488},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4267272651195526},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4240139126777649},{"id":"https://openalex.org/C200288055","wikidata":"https://www.wikidata.org/wiki/Q2621792","display_name":"Element (criminal law)","level":2,"score":0.4188781976699829},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3959796726703644},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.38090354204177856},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35976099967956543},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33943045139312744},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2447536289691925},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20072302222251892},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10210463404655457},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09325358271598816},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0887925922870636},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.05729350447654724},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1216919.1216922","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.88.8446","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.88.8446","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://comp.uark.edu/~smithsco/Smith_FPGA.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W70685248","https://openalex.org/W145557880","https://openalex.org/W186391122","https://openalex.org/W189036309","https://openalex.org/W309047371","https://openalex.org/W782508215","https://openalex.org/W1549700718","https://openalex.org/W1561252668","https://openalex.org/W1565124951","https://openalex.org/W1657311214","https://openalex.org/W1853963567","https://openalex.org/W1992723344","https://openalex.org/W1993922697","https://openalex.org/W2015420475","https://openalex.org/W2073076521","https://openalex.org/W2098326421","https://openalex.org/W2113617311","https://openalex.org/W2117299791","https://openalex.org/W2120757256","https://openalex.org/W2126142231","https://openalex.org/W2128702371","https://openalex.org/W2128723913","https://openalex.org/W2130530168","https://openalex.org/W2131249667","https://openalex.org/W2146127897","https://openalex.org/W2147779504","https://openalex.org/W2185963466","https://openalex.org/W2199909622","https://openalex.org/W2911717499","https://openalex.org/W4285719527","https://openalex.org/W6637034099","https://openalex.org/W6639015747"],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W1528933814","https://openalex.org/W3105918491","https://openalex.org/W1905312773","https://openalex.org/W2526300902","https://openalex.org/W2525933112","https://openalex.org/W2170504327","https://openalex.org/W2534530934","https://openalex.org/W2796475600"],"abstract_inverted_index":{"A":[0],"reconfigurable":[1],"logic":[2,73],"element":[3,74],"(LE)":[4],"is":[5,49,75],"developed":[6,47,60],"for":[7,39],"use":[8],"in":[9],"constructing":[10],"a":[11,52,63],"NULL":[12],"Convention":[13],"Logic":[14],"(NCL)":[15],"FPGA.":[16],"It":[17],"can":[18,35],"be":[19],"configured":[20],"as":[21],"any":[22],"of":[23],"the":[24,58,78,82],"27":[25],"fundamental":[26],"NCL":[27,54,67,71],"gates,":[28],"including":[29],"resettable":[30],"and":[31,34],"inverting":[32],"variations,":[33],"utilize":[36],"embedded":[37],"registration":[38],"gates":[40],"with":[41,51],"three":[42],"or":[43],"fewer":[44],"inputs.":[45],"The":[46,70],"LE":[48],"compared":[50],"previous":[53],"LE,":[55],"showing":[56],"that":[57],"one":[59],"herein":[61],"yields":[62],"more":[64],"area":[65],"efficient":[66],"circuit":[68],"implementation.":[69],"FPGA":[72],"simulated":[76],"at":[77],"transistor":[79],"level":[80],"using":[81],"1.8V,":[83],"180nm":[84],"TSMC":[85],"CMOS":[86],"process.":[87]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}