{"id":"https://openalex.org/W2057027737","doi":"https://doi.org/10.1145/1216919.1216921","title":"A routing fabric for monolithically stacked 3D-FPGA","display_name":"A routing fabric for monolithically stacked 3D-FPGA","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W2057027737","doi":"https://doi.org/10.1145/1216919.1216921","mag":"2057027737"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216921","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106036499","display_name":"Mingjie Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingjie Lin","raw_affiliation_strings":["Stanford University, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University, CA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078716556","display_name":"Abbas El Gamal","orcid":"https://orcid.org/0000-0002-0853-0415"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abbas El Gamal","raw_affiliation_strings":["Stanford University, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University, CA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.5922,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.92569938,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7751932144165039},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7543168663978577},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6994685530662537},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6862179040908813},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6531320810317993},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6158778071403503},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.529934823513031},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4667271673679352},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4226759076118469},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3420311212539673},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.25772184133529663},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07717853784561157}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7751932144165039},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7543168663978577},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6994685530662537},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6862179040908813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6531320810317993},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6158778071403503},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.529934823513031},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4667271673679352},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4226759076118469},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3420311212539673},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.25772184133529663},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07717853784561157},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1216919.1216921","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.165.2672","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.165.2672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-isl.stanford.edu/%7Eabbas/papers/A%20Routing%20fabric%20for%20monolithically%20stacked%203D-FPGAs.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1589544645","https://openalex.org/W1980697206","https://openalex.org/W2068284571","https://openalex.org/W2097521167","https://openalex.org/W2116094656","https://openalex.org/W2119043051","https://openalex.org/W2120763018","https://openalex.org/W2138444824","https://openalex.org/W2150098004","https://openalex.org/W2157890680","https://openalex.org/W2160474882","https://openalex.org/W2170510975","https://openalex.org/W4232474560","https://openalex.org/W4236875804","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2014521732","https://openalex.org/W3012528295","https://openalex.org/W2024574431","https://openalex.org/W2387100797","https://openalex.org/W2787072969","https://openalex.org/W1522517392","https://openalex.org/W2424214691","https://openalex.org/W3207508415","https://openalex.org/W2150095819","https://openalex.org/W2024174517"],"abstract_inverted_index":{"A":[0,197,234],"previous":[1],"study":[2],"on":[3,217,238],"the":[4,77,109,244,256],"benefits":[5],"of":[6,192,219,227],"monolithically":[7],"stacked":[8],"3D-FPGA":[9,51,198],"has":[10],"estimated":[11],"a":[12,18,24,32,43,50,57,63,69,193,214,220,225],"3.2x":[13],"improvement":[14,20,26,59,65,71],"in":[15,21,27,38,60,66,72,84,95,145,156,255],"logic":[16,61,125],"density,":[17,62],"1.7x":[19,25],"delay,":[22,67],"and":[23,47,68,86,101,128,213,248,253],"dynamic":[28,73],"power":[29,74,87],"consumption":[30,75,88],"over":[31,76],"baseline":[33,79],"2D-FPGA":[34],"with":[35,161,224,240],"no":[36],"change":[37],"architecture.":[39],"This":[40,107],"paper":[41],"describes":[42],"new":[44,201],"routing":[45,120,147,157,181,185,202,245,249],"fabric":[46,54,121,203],"shows":[48],"that":[49,191],"using":[52,175,199],"this":[53,200],"can":[55,137,167,204],"achieve":[56],"3.3x":[58],"2.35x":[64],"2.82x":[70],"same":[78],"2D-FPGA.":[80],"The":[81,119,184],"additional":[82],"improvements":[83],"delay":[85],"are":[89,105],"achieved":[90],"by":[91,207],"reducing":[92],"net":[93],"loading":[94],"several":[96],"ways:":[97],"(i)":[98],"Only":[99],"Single":[100],"Double":[102],"interconnect":[103,111,154],"segments":[104,136,144,155,166,174],"used.":[106],"reduces":[108],"total":[110,226],"length":[112],"used":[113,254],"to":[114,132,142,153,171,243],"implement":[115],"each":[116],"net.":[117],"(ii)":[118],"is":[122,251],"hierarchical.":[123],"Each":[124],"block's":[126],"inputs":[127],"outputs":[129],"connect":[130],"first":[131],"local":[133,143],"segments.":[134],"These":[135],"be":[138,168,205],"then":[139],"programmably":[140],"connected":[141,170],"neighboring":[146],"blocks":[148],"via":[149,159],"programmable":[150,176],"buffers":[151,177],"and/or":[152],"channels":[158],"muxes":[160],"buffered":[162],"outputs.":[163],"(iii)":[164],"Interconnect":[165],"directly":[169],"form":[172],"longer":[173],"without":[178],"going":[179],"through":[180],"blocks.":[182],"(iv)":[183],"block":[186],"provides":[187],"switching":[188],"capability":[189],"beyond":[190],"conventional":[194],"switch":[195,215],"box.":[196],"realized":[206],"stacking":[208],"two":[209],"configuration":[210],"memory":[211],"layers":[212,230],"layer":[216,223],"top":[218],"standard":[221],"CMOS":[222],"12":[228],"metal":[229],"interspersed":[231],"between":[232],"them.":[233],"CAD":[235],"flow":[236],"based":[237],"VPR":[239],"appropriate":[241],"modifications":[242],"graph":[246],"generation":[247],"algorithm":[250],"developed":[252],"performance":[257],"analysis.":[258]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}