{"id":"https://openalex.org/W2025910373","doi":"https://doi.org/10.1145/1188455.1188743","title":"Software tools I---AMD versus Intel","display_name":"Software tools I---AMD versus Intel","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2025910373","doi":"https://doi.org/10.1145/1188455.1188743","mag":"2025910373"},"language":"en","primary_location":{"id":"doi:10.1145/1188455.1188743","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1188455.1188743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/IEEE conference on Supercomputing - SC '06","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034027625","display_name":"Michael Wolfe","orcid":"https://orcid.org/0000-0002-6481-6792"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Michael Wolfe","raw_affiliation_strings":[""],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5034027625"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"275"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.9693284630775452},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8609193563461304},{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.8485101461410522},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6294906139373779},{"id":"https://openalex.org/keywords/binary-translation","display_name":"Binary translation","score":0.6283089518547058},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6041749715805054},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5429108738899231},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.48312732577323914},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.47636768221855164},{"id":"https://openalex.org/keywords/mmx","display_name":"MMX","score":0.46063029766082764},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.443143367767334},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37150776386260986}],"concepts":[{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.9693284630775452},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8609193563461304},{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.8485101461410522},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6294906139373779},{"id":"https://openalex.org/C2778971978","wikidata":"https://www.wikidata.org/wiki/Q2287075","display_name":"Binary translation","level":3,"score":0.6283089518547058},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6041749715805054},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5429108738899231},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.48312732577323914},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.47636768221855164},{"id":"https://openalex.org/C85918911","wikidata":"https://www.wikidata.org/wiki/Q904336","display_name":"MMX","level":2,"score":0.46063029766082764},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.443143367767334},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37150776386260986}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1188455.1188743","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1188455.1188743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/IEEE conference on Supercomputing - SC '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2140747570","https://openalex.org/W3128951980","https://openalex.org/W1767235216","https://openalex.org/W2118259408","https://openalex.org/W2219596131","https://openalex.org/W4236526691","https://openalex.org/W2003690377","https://openalex.org/W2025910373","https://openalex.org/W4312862090","https://openalex.org/W2790005447"],"abstract_inverted_index":{"Intel":[0,21,34,47,137],"Pentium":[1],"4":[2],"floating-point":[3],"capability":[4],"made":[5],"x86":[6,89,147],"systems":[7],"viable":[8],"for":[9,60],"technical":[10],"computing.":[11],"AMD":[12,45,135],"Opteron":[13],"introduced":[14],"64-bit":[15],"addressing":[16],"and":[17,35,46,84,136,139,144],"extended":[18],"register":[19],"sets.":[20],"EM64T":[22],"added":[23],"SSE3.":[24],"These":[25],"features":[26],"have":[27,69],"all":[28,88],"gradually":[29],"been":[30],"adopted":[31],"by":[32,96],"both":[33,134],"AMD.":[36],"This":[37,126],"evolutionary":[38],"process":[39],"creates":[40],"temporal":[41],"binary":[42,75],"incompatibilities":[43],"between":[44],"processors.":[48],"In":[49],"addition,":[50],"microarchitecture":[51],"differences":[52],"dictate":[53],"that":[54,68],"distinct":[55],"instruction":[56],"sequences":[57],"be":[58],"used":[59],"optimal":[61,107],"performance":[62,132],"on":[63,87,133],"each":[64],"processor":[65],"type.":[66],"Applications":[67],"many":[70],"users,":[71],"or":[72],"persist":[73],"in":[74,112],"form":[76],"across":[77],"generations":[78],"of":[79,100,106,146],"processors,":[80],"must":[81],"execute":[82],"correctly":[83],"perform":[85],"well":[86],"processors.PGI":[90],"compilers":[91],"provide":[92],"a":[93,113],"unique":[94,127],"solution":[95],"generating":[97],"multiple":[98],"versions":[99],"time-critical":[101],"routines.":[102],"Low-overhead":[103],"dynamic":[104],"selection":[105],"code":[108],"paths":[109],"is":[110],"enabled":[111],"single":[114],"PGI":[115,119],"Unified":[116],"Binary.":[117],"The":[118],"tools":[120],"infrastructure":[121],"supports":[122],"this":[123],"scheme":[124],"seamlessly.":[125],"feature":[128],"enables":[129],"uniformly":[130],"high":[131],"processors":[138],"simplifies":[140],"builds,":[141],"validation,":[142],"distribution":[143],"support":[145],"applications.":[148]},"counts_by_year":[],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}