{"id":"https://openalex.org/W2094407713","doi":"https://doi.org/10.1145/1183401.1183452","title":"Lightweight lock-free synchronization methods for multithreading","display_name":"Lightweight lock-free synchronization methods for multithreading","publication_year":2006,"publication_date":"2006-06-28","ids":{"openalex":"https://openalex.org/W2094407713","doi":"https://doi.org/10.1145/1183401.1183452","mag":"2094407713"},"language":"en","primary_location":{"id":"doi:10.1145/1183401.1183452","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1183401.1183452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual international conference on Supercomputing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047988079","display_name":"Arun Kejariwal","orcid":"https://orcid.org/0009-0006-6172-2973"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Arun Kejariwal","raw_affiliation_strings":["University of California at Irvine, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"University of California at Irvine, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063368240","display_name":"Hideki Saito","orcid":"https://orcid.org/0009-0004-5529-7048"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hideki Saito","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101131112","display_name":"Xinmin Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xinmin Tian","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009108433","display_name":"Milind Girkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Milind Girkar","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003050923","display_name":"Wel Li","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wel Li","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047818597","display_name":"Utpal Banerjee","orcid":"https://orcid.org/0000-0001-6247-0284"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Utpal Banerjee","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102229114","display_name":"Alexandru Nicolau","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexandru Nicolau","raw_affiliation_strings":["University of California at Irvine, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"University of California at Irvine, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072995965","display_name":"Constantine D. Polychronopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Constantine D. Polychronopoulos","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL","[University of Illinois at Urbana-Champaign,Urbana,IL]"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"[University of Illinois at Urbana-Champaign,Urbana,IL]","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5047988079"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":2.2299,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.87310666,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"361","last_page":"371"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8830176591873169},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7923823595046997},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7391505837440491},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.6574958562850952},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.645341694355011},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6083966493606567},{"id":"https://openalex.org/keywords/posix-threads","display_name":"POSIX Threads","score":0.5473785400390625},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5354227423667908},{"id":"https://openalex.org/keywords/sequential-consistency","display_name":"Sequential consistency","score":0.48443201184272766},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.4556785225868225},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.45121434330940247},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4476270079612732},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.43726658821105957},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.4329383671283722},{"id":"https://openalex.org/keywords/semaphore","display_name":"Semaphore","score":0.4143771231174469},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.406805157661438},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3636032044887543},{"id":"https://openalex.org/keywords/consistency-model","display_name":"Consistency model","score":0.3356676697731018},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2458125352859497},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.23336291313171387},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.2151128649711609},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13218513131141663},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.07756751775741577},{"id":"https://openalex.org/keywords/data-consistency","display_name":"Data consistency","score":0.07751336693763733}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8830176591873169},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7923823595046997},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7391505837440491},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.6574958562850952},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.645341694355011},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6083966493606567},{"id":"https://openalex.org/C41138395","wikidata":"https://www.wikidata.org/wiki/Q928112","display_name":"POSIX Threads","level":3,"score":0.5473785400390625},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5354227423667908},{"id":"https://openalex.org/C82029504","wikidata":"https://www.wikidata.org/wiki/Q4373882","display_name":"Sequential consistency","level":4,"score":0.48443201184272766},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.4556785225868225},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.45121434330940247},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4476270079612732},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.43726658821105957},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.4329383671283722},{"id":"https://openalex.org/C95203288","wikidata":"https://www.wikidata.org/wiki/Q221682","display_name":"Semaphore","level":2,"score":0.4143771231174469},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.406805157661438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3636032044887543},{"id":"https://openalex.org/C37279795","wikidata":"https://www.wikidata.org/wiki/Q2492305","display_name":"Consistency model","level":3,"score":0.3356676697731018},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2458125352859497},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.23336291313171387},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.2151128649711609},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13218513131141663},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.07756751775741577},{"id":"https://openalex.org/C93361087","wikidata":"https://www.wikidata.org/wiki/Q4426698","display_name":"Data consistency","level":2,"score":0.07751336693763733},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1183401.1183452","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1183401.1183452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th annual international conference on Supercomputing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W70437322","https://openalex.org/W79448102","https://openalex.org/W187774245","https://openalex.org/W1500590019","https://openalex.org/W1518714663","https://openalex.org/W1578042273","https://openalex.org/W1581826356","https://openalex.org/W1839267307","https://openalex.org/W1971886849","https://openalex.org/W1976611694","https://openalex.org/W1977963994","https://openalex.org/W1981529620","https://openalex.org/W1982263204","https://openalex.org/W1989283165","https://openalex.org/W2002096014","https://openalex.org/W2034256728","https://openalex.org/W2035330754","https://openalex.org/W2039509099","https://openalex.org/W2043295270","https://openalex.org/W2054739713","https://openalex.org/W2058317042","https://openalex.org/W2091624418","https://openalex.org/W2094449661","https://openalex.org/W2101309537","https://openalex.org/W2103772475","https://openalex.org/W2107859560","https://openalex.org/W2123384946","https://openalex.org/W2141395109","https://openalex.org/W2147275437","https://openalex.org/W2148042043","https://openalex.org/W2152390090","https://openalex.org/W2156275124","https://openalex.org/W2166656159","https://openalex.org/W2172255864","https://openalex.org/W2176864362","https://openalex.org/W2295450001","https://openalex.org/W2751601659","https://openalex.org/W2752885492","https://openalex.org/W2912452116","https://openalex.org/W3144575512","https://openalex.org/W3152703111","https://openalex.org/W4206635466","https://openalex.org/W4230069080","https://openalex.org/W4230333905","https://openalex.org/W4243825971","https://openalex.org/W4253617854","https://openalex.org/W6607576970","https://openalex.org/W6675536193","https://openalex.org/W6744131798","https://openalex.org/W7029321148"],"related_works":["https://openalex.org/W2036306661","https://openalex.org/W2044887272","https://openalex.org/W246909719","https://openalex.org/W118795575","https://openalex.org/W2138711299","https://openalex.org/W1906213980","https://openalex.org/W4254064645","https://openalex.org/W1979030370","https://openalex.org/W4249870896","https://openalex.org/W36500707"],"abstract_inverted_index":{"Emergence":[0],"of":[1,10,20,51,84,124,134,146,174,192],"chip":[2],"multiprocessors":[3],"has":[4],"created":[5],"a":[6,116,161,189,216],"need":[7],"for":[8,18,148],"exploitation":[9,50],"beyond":[11],"DOALL-type":[12],"thread-level":[13],"parallelism":[14],"(TLP).":[15],"This":[16,136,167],"calls":[17],"development":[19,145],"efficient":[21],"thread":[22,37,96],"synchronization":[23,38,97,109,129,186],"techniques":[24,39,81],"to":[25,55,99,126],"exploit":[26,100],"TLP":[27,53,101],"in":[28,43,66,102,115],"general":[29,103],"parallel":[30,104],"programs":[31,105],"with":[32,106],"dependences.":[33,107],"For":[34,151],"this,":[35],"several":[36],"have":[40],"been":[41],"proposed":[42],"the":[44,49,60,70,85,113,127,138,144,164,169,180,208],"past.":[45],"However,":[46],"these":[47,80],"limit":[48],"fine-grain":[52],"due":[54],"large":[56],"run-time":[57,76],"overhead.":[58],"Furthermore,":[59],"existing":[61],"approaches":[62],"can":[63],"potentially":[64],"result":[65],"(i)":[67],"deadlocks":[68,178],"between":[69,163],"different":[71,165],"threads":[72],"and":[73,131,171,176],"(ii)":[74],"non-deterministic":[75],"execution":[77],"behavior":[78],"as":[79],"are":[82],"oblivious":[83],"underlying":[86],"memory":[87],"model.":[88],"In":[89],"this":[90],"paper,":[91],"we":[92,154,198],"propose":[93],"lightweight":[94],"lock-free":[95],"methods":[98,187],"Each":[108],"method":[110,153],"intrinsically":[111],"guarantees":[112],"following":[114],"multithreaded":[117,149],"program:":[118],"(a)":[119],"sequential":[120],"consistency,":[121],"(b)":[122],"atomicity":[123],"writes":[125],"shared":[128],"construct":[130],"(c)":[132],"absence":[133],"deadlocks.":[135],"reduces":[137],"programming":[139],"effort":[140],"considerably,":[141],"thereby":[142],"easing":[143],"software":[147],"systems.":[150],"each":[152],"formally":[155],"prove":[156],"that":[157,184],"there":[158],"cannot":[159],"occur":[160],"deadlock":[162],"threads.":[166],"obviates":[168],"cumbersome":[170],"time-consuming":[172],"process":[173],"detecting":[175],"eliminating":[177],"from":[179,207],"programmer.":[181],"Experiments":[182],"show":[183],"our":[185],"incur":[188],"minimal":[190],"overhead":[191],"7.16%":[193],"on":[194,204,215],"an":[195],"average.":[196],"Further,":[197],"achieve":[199],"performance":[200],"speedups":[201],"upto":[202],"3.39x":[203],"kernels":[205],"extracted":[206],"industry":[209],"standard":[210],"SPEC":[211],"OMPM":[212],"2001":[213],"benchmarks,":[214],"dedicated":[217],"Intel\u00ae":[218],"Xeon\u00ae":[219],"2.78":[220],"GHz":[221],"4-way":[222],"multiprocessor.":[223]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}