{"id":"https://openalex.org/W2006038198","doi":"https://doi.org/10.1145/1179461.1179462","title":"Postlayout optimization for synthesis of Domino circuits","display_name":"Postlayout optimization for synthesis of Domino circuits","publication_year":2006,"publication_date":"2006-10-01","ids":{"openalex":"https://openalex.org/W2006038198","doi":"https://doi.org/10.1145/1179461.1179462","mag":"2006038198"},"language":"en","primary_location":{"id":"doi:10.1145/1179461.1179462","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1179461.1179462","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108484594","display_name":"Aiqun Cao","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"Aiqun Cao","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA","Synopsys, Inc. Mountain View, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc. Mountain View, CA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100820944","display_name":"Ruibing Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Ruibing Lu","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA","Synopsys, Inc. Mountain View, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc. Mountain View, CA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100369842","display_name":"Chen Li","orcid":"https://orcid.org/0000-0002-4391-6196"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen Li","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Purdue University, West Lafayette, IN"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108484594"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.09105706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"11","issue":"4","first_page":"797","last_page":"821"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.9276528358459473},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.8542287349700928},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7825199961662292},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6846203804016113},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5769328474998474},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5636470317840576},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5297138690948486},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5225315093994141},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5133901834487915},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.429951012134552},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.322503924369812},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3105437159538269},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09227976202964783},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06657585501670837}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.9276528358459473},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.8542287349700928},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7825199961662292},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6846203804016113},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5769328474998474},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5636470317840576},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5297138690948486},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5225315093994141},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5133901834487915},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.429951012134552},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.322503924369812},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3105437159538269},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09227976202964783},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06657585501670837},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1179461.1179462","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1179461.1179462","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.151.1830","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.151.1830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dynamo.ecn.purdue.edu/~chengkok/papers/2006/p797-cao.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1983881446","https://openalex.org/W2012601799","https://openalex.org/W2025555754","https://openalex.org/W2075265327","https://openalex.org/W2113386515","https://openalex.org/W2113538389","https://openalex.org/W2136397546","https://openalex.org/W2147317258","https://openalex.org/W2149966501","https://openalex.org/W2156097955","https://openalex.org/W2171155658"],"related_works":["https://openalex.org/W2129230692","https://openalex.org/W2534190481","https://openalex.org/W3129977055","https://openalex.org/W2082788688","https://openalex.org/W2386022279","https://openalex.org/W1894566516","https://openalex.org/W2991771859","https://openalex.org/W2149966501","https://openalex.org/W4248475372","https://openalex.org/W2078421471"],"abstract_inverted_index":{"Logic":[0],"duplication,":[1],"a":[2,28,87,108],"commonly":[3],"used":[4],"synthesis":[5,29,64],"technique":[6],"to":[7,31,73,117],"remove":[8],"trapped":[9],"inverters":[10,38],"in":[11,39,95,103],"reconvergent":[12],"paths":[13],"of":[14,65,77],"Domino":[15,40,66,79],"circuits,":[16,80],"incurs":[17],"high":[18],"area":[19,104,120],"and":[20,49,105],"power":[21],"penalties.":[22],"In":[23,71],"this":[24],"article,":[25],"we":[26,53,81],"propose":[27],"scheme":[30],"reduce":[32],"the":[33,56,75,83,110],"duplication":[34,58,96],"cost":[35],"by":[36],"allowing":[37],"logic":[41,57,84,122],"under":[42],"certain":[43],"timing":[44,111],"constraints":[45],"for":[46,63],"both":[47],"simple":[48],"complex":[50,69],"gates.":[51,70],"Moreover,":[52],"can":[54],"include":[55],"minimization":[59],"during":[60],"technology":[61],"mapping":[62],"circuits":[67],"with":[68],"order":[72],"guarantee":[74],"robustness":[76],"such":[78],"perform":[82],"optimization":[85],"as":[86],"postlayout":[88],"step.":[89],"Experimental":[90],"results":[91],"show":[92],"significant":[93,101],"reduction":[94],"cost,":[97],"which":[98],"translates":[99],"into":[100],"improvements":[102],"power.":[106],"As":[107],"byproduct,":[109],"performance":[112],"is":[113],"also":[114],"improved":[115],"owing":[116],"smaller":[118],"layout":[119],"and/or":[121],"depth.":[123]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}