{"id":"https://openalex.org/W2043275557","doi":"https://doi.org/10.1145/1178597.1178613","title":"A flexible data to L2 cache mapping approach for future multicore processors","display_name":"A flexible data to L2 cache mapping approach for future multicore processors","publication_year":2006,"publication_date":"2006-10-22","ids":{"openalex":"https://openalex.org/W2043275557","doi":"https://doi.org/10.1145/1178597.1178613","mag":"2043275557"},"language":"en","primary_location":{"id":"doi:10.1145/1178597.1178613","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1178597.1178613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 workshop on Memory system performance and correctness","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101734363","display_name":"Lei Jin","orcid":"https://orcid.org/0000-0002-8025-3395"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lei Jin","raw_affiliation_strings":["University of Pittsburgh"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100678628","display_name":"Hyunjin Lee","orcid":"https://orcid.org/0000-0001-9043-9022"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyunjin Lee","raw_affiliation_strings":["University of Pittsburgh"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181331","display_name":"Sangyeun Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sangyeun Cho","raw_affiliation_strings":["University of Pittsburgh"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101734363"],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":2.7874,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.9010698,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8444437384605408},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8248773813247681},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.754839301109314},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.7166593670845032},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.683089017868042},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6700407266616821},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6287979483604431},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5560405850410461},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.555160641670227},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4918346405029297},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4882250130176544},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.46672573685646057},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46439629793167114},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4298579692840576},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41397565603256226}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8444437384605408},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8248773813247681},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.754839301109314},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.7166593670845032},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.683089017868042},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6700407266616821},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6287979483604431},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5560405850410461},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.555160641670227},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4918346405029297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4882250130176544},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.46672573685646057},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46439629793167114},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4298579692840576},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41397565603256226},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1178597.1178613","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1178597.1178613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 workshop on Memory system performance and correctness","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W73121609","https://openalex.org/W352191039","https://openalex.org/W1525312648","https://openalex.org/W1679685803","https://openalex.org/W1976186908","https://openalex.org/W2005897603","https://openalex.org/W2010843180","https://openalex.org/W2022740893","https://openalex.org/W2064037464","https://openalex.org/W2068713803","https://openalex.org/W2071034241","https://openalex.org/W2096329363","https://openalex.org/W2104086123","https://openalex.org/W2104225326","https://openalex.org/W2112300321","https://openalex.org/W2112605786","https://openalex.org/W2117154099","https://openalex.org/W2117324528","https://openalex.org/W2126372249","https://openalex.org/W2139239342","https://openalex.org/W2143515003","https://openalex.org/W2145021036","https://openalex.org/W2145871983","https://openalex.org/W2167290952","https://openalex.org/W2167937400","https://openalex.org/W2243416539","https://openalex.org/W2391873299","https://openalex.org/W2545380179","https://openalex.org/W2911669905","https://openalex.org/W4245173209","https://openalex.org/W4248800093","https://openalex.org/W4255387252"],"related_works":["https://openalex.org/W2399041033","https://openalex.org/W2072955902","https://openalex.org/W2141363922","https://openalex.org/W2162744059","https://openalex.org/W1988497841","https://openalex.org/W2088347047","https://openalex.org/W3140186264","https://openalex.org/W4247823503","https://openalex.org/W2000122388","https://openalex.org/W1576527819"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"and":[3,46,52,62,85,109,116],"studies":[4],"a":[5,19,30,72],"distributed":[6],"L2":[7,26,76],"cache":[8,15,27,39,64,86],"management":[9,28],"approach":[10,69],"through":[11],"page-level":[12],"data":[13],"to":[14,36,47],"slice":[16],"mapping":[17],"in":[18,98],"future":[20],"processor":[21,33],"chip":[22,100],"comprising":[23],"many":[24],"cores.":[25],"is":[29],"crucial":[31],"multicore":[32],"design":[34,107],"aspect":[35],"overcome":[37],"non-uniform":[38],"access":[40],"latency":[41],"for":[42],"high":[43],"program":[44],"performance":[45],"reduce":[48],"on-chip":[49],"network":[50],"traffic":[51],"related":[53],"power":[54],"consumption.":[55],"Unlike":[56],"previously":[57],"studied":[58],"\"pure\"":[59],"hardware-based":[60],"private":[61],"shared":[63],"designs,":[65],"the":[66,105,113,122],"proposed":[67,114],"OS-microarchitecture":[68],"allows":[70],"mimicking":[71],"wide":[73],"spectrum":[74],"of":[75,112,124],"caching":[77],"policies":[78],"without":[79,94],"complex":[80],"hardware":[81,95],"support.":[82],"Moreover,":[83],"processors":[84],"slices":[87],"can":[88],"be":[89],"isolated":[90],"from":[91],"each":[92],"other":[93],"modifications,":[96],"resulting":[97],"improved":[99],"reliability":[101],"characteristics.":[102],"We":[103],"discuss":[104],"key":[106],"issues":[108],"implementation":[110],"strategies":[111],"approach,":[115],"present":[117],"an":[118],"experimental":[119],"result":[120],"showing":[121],"promise":[123],"it.":[125]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}