{"id":"https://openalex.org/W2119158249","doi":"https://doi.org/10.1145/1176760.1176807","title":"High-level power analysis for multi-core chips","display_name":"High-level power analysis for multi-core chips","publication_year":2006,"publication_date":"2006-10-22","ids":{"openalex":"https://openalex.org/W2119158249","doi":"https://doi.org/10.1145/1176760.1176807","mag":"2119158249"},"language":"en","primary_location":{"id":"doi:10.1145/1176760.1176807","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176760.1176807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017210203","display_name":"Noel Eisley","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Noel Eisley","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020344922","display_name":"Vassos Soteriou","orcid":"https://orcid.org/0000-0002-2818-0459"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vassos Soteriou","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057413185","display_name":"Li-Shiuan Peh","orcid":"https://orcid.org/0000-0001-9010-6519"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Shiuan Peh","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"389","last_page":"400"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8079559803009033},{"id":"https://openalex.org/keywords/uniprocessor-system","display_name":"Uniprocessor system","score":0.7777475714683533},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5891310572624207},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5666975378990173},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5509322881698608},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5365877747535706},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5313124656677246},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4930576980113983},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.462272971868515},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4421881139278412},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.42804381251335144},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3608085811138153},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3516443371772766},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33786100149154663},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.2840844392776489},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2073664367198944},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14014124870300293},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13687846064567566}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8079559803009033},{"id":"https://openalex.org/C79189994","wikidata":"https://www.wikidata.org/wiki/Q3488021","display_name":"Uniprocessor system","level":3,"score":0.7777475714683533},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5891310572624207},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5666975378990173},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5509322881698608},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5365877747535706},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5313124656677246},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4930576980113983},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.462272971868515},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4421881139278412},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.42804381251335144},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3608085811138153},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3516443371772766},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33786100149154663},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.2840844392776489},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2073664367198944},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14014124870300293},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13687846064567566}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1176760.1176807","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176760.1176807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems","raw_type":"proceedings-article"},{"id":"pmh:oai:ktisis.cut.ac.cy:10488/7118","is_oa":false,"landing_page_url":"http://ktisis.cut.ac.cy/handle/10488/7118","pdf_url":null,"source":{"id":"https://openalex.org/S4306400897","display_name":"Ktisis at Cyprus University of Technology (Cyprus University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I163151358","host_organization_name":"Cyprus University of Technology","host_organization_lineage":["https://openalex.org/I163151358"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"bookPart"},{"id":"pmh:oai:ktisis.cut.ac.cy:20.500.14279/3035","is_oa":false,"landing_page_url":"https://hdl.handle.net/20.500.14279/3035","pdf_url":null,"source":{"id":"https://openalex.org/S4306400897","display_name":"Ktisis at Cyprus University of Technology (Cyprus University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I163151358","host_organization_name":"Cyprus University of Technology","host_organization_lineage":["https://openalex.org/I163151358"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"bookPart"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W342735272","https://openalex.org/W1575732703","https://openalex.org/W1839868653","https://openalex.org/W1987095420","https://openalex.org/W2003547208","https://openalex.org/W2009687274","https://openalex.org/W2022740893","https://openalex.org/W2026192802","https://openalex.org/W2026438857","https://openalex.org/W2042625296","https://openalex.org/W2043276498","https://openalex.org/W2085705957","https://openalex.org/W2102387714","https://openalex.org/W2102570774","https://openalex.org/W2102727118","https://openalex.org/W2108783911","https://openalex.org/W2109259551","https://openalex.org/W2111204461","https://openalex.org/W2112833506","https://openalex.org/W2116215199","https://openalex.org/W2117184662","https://openalex.org/W2123184444","https://openalex.org/W2129094586","https://openalex.org/W2130080799","https://openalex.org/W2134032953","https://openalex.org/W2144293278","https://openalex.org/W2144953602","https://openalex.org/W2150007533","https://openalex.org/W2151316670","https://openalex.org/W2153456949","https://openalex.org/W2157373341","https://openalex.org/W2157435683","https://openalex.org/W2163919930","https://openalex.org/W2164334475","https://openalex.org/W2187904505","https://openalex.org/W2544965182","https://openalex.org/W2615865818","https://openalex.org/W3013103997","https://openalex.org/W3184666341","https://openalex.org/W4239166840","https://openalex.org/W4244452576","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2070906137","https://openalex.org/W4230098690","https://openalex.org/W4236242523","https://openalex.org/W2013290259","https://openalex.org/W2482815832","https://openalex.org/W2970429960","https://openalex.org/W1921012695","https://openalex.org/W2294358097","https://openalex.org/W2189498595","https://openalex.org/W1993191611"],"abstract_inverted_index":{"Technology":[0],"trends":[1],"have":[2],"led":[3],"to":[4],"the":[5,11,28,35,72,87,96,101,107,111,141,181,186,210],"advent":[6],"of":[7,13,47,61,110,185,193,199,212],"multi-core":[8,43,63,222],"chips":[9,44,64,223],"in":[10,67,70,82,133],"form":[12],"both":[14,129,145],"general-purpose":[15],"chip":[16],"multiprocessors":[17],"(CMPs)and":[18],"embedded":[19],"multi-processor":[20],"systems-on-a-chip":[21],"(MPSoCs),":[22],"with":[23,166],"on-chip":[24,38,102,112],"networks":[25],"increasingly":[26],"becoming":[27],"defacto":[29],"communication":[30,132,142,158],"fabric":[31,113,143],"between":[32,98],"cores":[33,52,93,99,139],"as":[34,104,106,147,163,169,204],"demand":[36],"for":[37,172,220],"bandwidth":[39],"scales":[40],"up.":[41],"These":[42],"are":[45,144,160],"composed":[46],"two":[48],"key":[49],"subcomponents:":[50],"processor":[51],"and":[53,77,94,131,140,150,157],"a":[54,120,134,170,205],"network":[55,148],"fabric.":[56],"Rapid,":[57],"early-stage":[58],"power":[59,84,108,123],"estimation":[60],"these":[62],"is":[65],"crucial":[66],"assisting":[68],"compilers":[69,214],"determining":[71],"most":[73],"efficient":[74],"thread":[75],"partitioning":[76],"place-ment.":[78],"While":[79],"prior":[80],"work":[81],"high-level":[83,122],"analysis":[85,124],"exists,":[86],"focus":[88],"has":[89,177],"been":[90,178],"on":[91],"uniprocessor":[92],"ignores":[95],"interactions":[97],"via":[100],"network,":[103],"well":[105],"contribution":[109],"itself.":[114],"In":[115],"this":[116,203],"paper":[117],"we":[118],"propose":[119],"?rst":[121,206],"framework":[125],"that":[126,215],"synergistically":[127],"considers":[128],"computation":[130],"complete":[135],"CMP":[136],"system.":[137],"Processor":[138],"abstracted":[146],"nodes":[149],"links,":[151],"so":[152],"data":[153],"dependencies,":[154],"structural":[155],"dependencies":[156,159],"all":[161],"modeled":[162],"resource":[164,167],"contention,":[165],"utilization":[168],"proxy":[171],"relative":[173,197],"power.":[174],"Our":[175],"tool":[176],"validated":[179],"against":[180],"cycle-accurate":[182],"BTL":[183],"simulator":[184],"MITRawCMP,":[187],"showing":[188],"an":[189],"average":[190],"speed":[191],"up":[192],"7X":[194],"while":[195],"achieving":[196],"accuracy":[198],"9.1%.":[200],"We":[201],"see":[202],"step":[207],"towards":[208],"enabling":[209],"implementation":[211],"parallelizing":[213],"explore":[216],"various":[217],"power-performance":[218],"tradeoffs":[219],"future":[221]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}