{"id":"https://openalex.org/W2113517440","doi":"https://doi.org/10.1145/1176254.1176323","title":"Generic netlist representation for system and PE level design exploration","display_name":"Generic netlist representation for system and PE level design exploration","publication_year":2006,"publication_date":"2006-10-22","ids":{"openalex":"https://openalex.org/W2113517440","doi":"https://doi.org/10.1145/1176254.1176323","mag":"2113517440"},"language":"en","primary_location":{"id":"doi:10.1145/1176254.1176323","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176254.1176323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072017278","display_name":"Bita Gorjiara","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bita Gorjiara","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104058284","display_name":"Mehrdad Reshadi","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehrdad Reshadi","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037844682","display_name":"Pramod Chandraiah","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pramod Chandraiah","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025797692","display_name":"Daniel D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Gajski","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.4464,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.54516846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"152","issue":null,"first_page":"282","last_page":"287"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8431413173675537},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7888584136962891},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.6456208229064941},{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.6364912390708923},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6040743589401245},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5634668469429016},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5290343165397644},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48412737250328064},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47911906242370605},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4623817801475525},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4450685381889343},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3685563802719116},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3283182382583618},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18745899200439453},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15469831228256226}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8431413173675537},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7888584136962891},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.6456208229064941},{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.6364912390708923},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6040743589401245},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5634668469429016},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5290343165397644},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48412737250328064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47911906242370605},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4623817801475525},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4450685381889343},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3685563802719116},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3283182382583618},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18745899200439453},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15469831228256226}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1176254.1176323","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176254.1176323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.135.536","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.135.536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.gorjiara.com/papers/gorjiara-isss06.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.416.9423","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.416.9423","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/esweek06/codes/p282.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.5099999904632568,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1954375898","https://openalex.org/W1967363674","https://openalex.org/W1992857325","https://openalex.org/W1998849536","https://openalex.org/W2007894850","https://openalex.org/W2115541788","https://openalex.org/W2137006143","https://openalex.org/W2138098630","https://openalex.org/W2138362897","https://openalex.org/W2347056315","https://openalex.org/W2402419031","https://openalex.org/W4231286992"],"related_works":["https://openalex.org/W1557016741","https://openalex.org/W2171413119","https://openalex.org/W2790192245","https://openalex.org/W2034700470","https://openalex.org/W2576551918","https://openalex.org/W2042762783","https://openalex.org/W2575436408","https://openalex.org/W4301508730","https://openalex.org/W2625290148","https://openalex.org/W3151908233"],"abstract_inverted_index":{"Designer":[0],"productivity":[1,73,87],"and":[2,15,52,77,106,132,155,164],"design":[3,24,44],"predictability":[4],"are":[5],"vital":[6],"factors":[7],"for":[8,88,127,147],"successful":[9],"embedded":[10,40],"system":[11,47],"design.":[12],"Shrinking":[13],"time-to-market":[14],"increasing":[16],"complexity":[17],"of":[18,39,74,96,172],"these":[19],"systems":[20,41,76],"require":[21,42],"more":[22],"productive":[23],"approaches":[25],"starting":[26],"from":[27],"high-level":[28],"languages":[29],"such":[30],"as":[31],"C.":[32],"On":[33],"the":[34,54,80,115],"other":[35],"hand,":[36],"tight":[37],"constraints":[38],"careful":[43],"exploration":[45],"at":[46,53],"level":[48,57],"(coarse":[49],"grained":[50,59],"exploration)":[51],"processing-element":[55],"(PE)":[56],"(fine":[58],"exploration).In":[60],"this":[61],"paper":[62],"we":[63,123],"presented":[64],"GNR,":[65],"a":[66,144],"formal":[67],"modeling":[68],"approach,":[69],"developed":[70,143],"to":[71,137,174],"improve":[72],"designing":[75,89],"processing":[78],"elements,":[79],"same":[81],"way":[82],"that":[83,113,151],"traditional":[84],"ADLs":[85,101],"improved":[86],"processors.":[90],"The":[91],"GNR":[92,121,165],"is":[93,166],"an":[94,129,167],"order":[95],"magnitude":[97],"shorter":[98],"than":[99],"state-of-the-art":[100],"with":[102],"RTL":[103],"generation":[104],"capabilities":[105],"yet":[107],"can":[108,153],"capture":[109],"any":[110],"structural":[111],"details":[112],"affect":[114],"implementation":[116],"quality.":[117],"Using":[118],"relatively":[119],"short":[120],"description,":[122],"explored":[124],"several":[125],"designs":[126],"implementing":[128],"MP3":[130],"decoder":[131],"achieved":[133],"3.25":[134],"speedup":[135],"compared":[136],"MicroBlaze":[138],"processor.":[139],"We":[140],"have":[141],"also":[142],"web-based":[145],"interface":[146],"our":[148],"tools,":[149],"so":[150],"users":[152],"upload":[154],"evaluate":[156],"new":[157],"architectures":[158],"described":[159],"in":[160],"GNR.":[161],"Our":[162],"toolset":[163],"intermediate":[168],"step":[169],"towards":[170],"synthesis":[171],"TLM":[173],"RTL.":[175]},"counts_by_year":[{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}