{"id":"https://openalex.org/W2099916047","doi":"https://doi.org/10.1145/1176254.1176316","title":"A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH","display_name":"A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH","publication_year":2006,"publication_date":"2006-10-22","ids":{"openalex":"https://openalex.org/W2099916047","doi":"https://doi.org/10.1145/1176254.1176316","mag":"2099916047"},"language":"en","primary_location":{"id":"doi:10.1145/1176254.1176316","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176254.1176316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020581824","display_name":"Hayden Kwok\u2010Hay So","orcid":"https://orcid.org/0000-0002-6514-0237"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hayden Kwok-Hay So","raw_affiliation_strings":["University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089474619","display_name":"Artem Tkachenko","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Artem Tkachenko","raw_affiliation_strings":["University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087529266","display_name":"R.W. Brodersen","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Brodersen","raw_affiliation_strings":["University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":3.5709,"has_fulltext":false,"cited_by_count":75,"citation_normalized_percentile":{"value":0.936505,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"259","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8009787201881409},{"id":"https://openalex.org/keywords/unix","display_name":"Unix","score":0.7091432213783264},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6294901371002197},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6056445837020874},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5288204550743103},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5215727686882019},{"id":"https://openalex.org/keywords/unix-architecture","display_name":"Unix architecture","score":0.520331621170044},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5159076452255249},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.44604742527008057},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.44470417499542236},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4347727298736572},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.43365025520324707},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41659823060035706},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33194127678871155}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8009787201881409},{"id":"https://openalex.org/C112968700","wikidata":"https://www.wikidata.org/wiki/Q11368","display_name":"Unix","level":3,"score":0.7091432213783264},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6294901371002197},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6056445837020874},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5288204550743103},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5215727686882019},{"id":"https://openalex.org/C98536961","wikidata":"https://www.wikidata.org/wiki/Q7896857","display_name":"Unix architecture","level":4,"score":0.520331621170044},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5159076452255249},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.44604742527008057},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.44470417499542236},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4347727298736572},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.43365025520324707},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41659823060035706},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33194127678871155},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1176254.1176316","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176254.1176316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:hub.hku.hk:10722/73797","is_oa":false,"landing_page_url":"http://hdl.handle.net/10722/73797","pdf_url":null,"source":{"id":"https://openalex.org/S4377196271","display_name":"The HKU Scholars Hub (University of Hong Kong)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I889458895","host_organization_name":"University of Hong Kong","host_organization_lineage":["https://openalex.org/I889458895"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference_Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W118606128","https://openalex.org/W1518645748","https://openalex.org/W1545091770","https://openalex.org/W1567080347","https://openalex.org/W1581744471","https://openalex.org/W1600593855","https://openalex.org/W1843505774","https://openalex.org/W1908031660","https://openalex.org/W1978507093","https://openalex.org/W2023777102","https://openalex.org/W2059706055","https://openalex.org/W2100519472","https://openalex.org/W2109440780","https://openalex.org/W2117105306","https://openalex.org/W2124107120","https://openalex.org/W2125836614","https://openalex.org/W2127303041","https://openalex.org/W2138612658","https://openalex.org/W2140321074","https://openalex.org/W2157566197","https://openalex.org/W2163075631","https://openalex.org/W4253899153"],"related_works":["https://openalex.org/W1575418055","https://openalex.org/W2086577855","https://openalex.org/W77078193","https://openalex.org/W1975149377","https://openalex.org/W2029092867","https://openalex.org/W2475627229","https://openalex.org/W644889988","https://openalex.org/W2935962376","https://openalex.org/W4247949609","https://openalex.org/W2016500997"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,29,65,104],"hw/sw":[4],"codesign":[5],"methodology":[6],"based":[7,111],"on":[8,112],"BORPH,":[9],"an":[10],"operating":[11],"system":[12,53,110],"designed":[13],"for":[14,24,33],"FPGA-based":[15],"reconfigurable":[16],"computers":[17],"(RC's).":[18],"By":[19],"providing":[20],"native":[21],"kernel":[22,84],"support":[23],"FPGA":[25],"hardware,":[26],"BORPH":[27,113],"offers":[28],"homogeneous":[30],"UNIX":[31,57,83],"interface":[32,85],"both":[34],"software":[35,58,62,72],"and":[36,61,71,80,90,99],"hardware":[37,70],"processes.":[38,59],"Hardware":[39,60],"processes":[40,73],"inherit":[41],"the":[42,48],"same":[43],"level":[44],"of":[45,64,95],"service":[46],"from":[47],"kernel,":[49],"such":[50],"as":[51,55,69],"file":[52],"support,":[54],"typical":[56],"components":[63],"design":[66,88],"therefore":[67],"run":[68],"within":[74],"BORPH's":[75],"run-time":[76],"environment.":[77],"The":[78],"familiar":[79],"language":[81],"independent":[82],"facilitates":[86],"easy":[87],"reuse":[89],"rapid":[91],"application":[92],"development.":[93],"Performance":[94],"our":[96,100],"current":[97],"implementation":[98],"experience":[101],"with":[102],"developing":[103],"real-time":[105],"wireless":[106],"digital":[107],"signal":[108],"processing":[109],"will":[114],"be":[115],"presented.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":12}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}