{"id":"https://openalex.org/W2154460420","doi":"https://doi.org/10.1145/1176254.1176298","title":"Challenges in exploitation of loop parallelism in embedded applications","display_name":"Challenges in exploitation of loop parallelism in embedded applications","publication_year":2006,"publication_date":"2006-10-22","ids":{"openalex":"https://openalex.org/W2154460420","doi":"https://doi.org/10.1145/1176254.1176298","mag":"2154460420"},"language":"en","primary_location":{"id":"doi:10.1145/1176254.1176298","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176254.1176298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047988079","display_name":"Arun Kejariwal","orcid":"https://orcid.org/0009-0006-6172-2973"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Arun Kejariwal","raw_affiliation_strings":["University of California at Irvine, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California at Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110285605","display_name":"Alexander V. Veidenbaum","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander V. Veidenbaum","raw_affiliation_strings":["University of California at Irvine, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California at Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102229114","display_name":"Alexandru Nicolau","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexandru Nicolau","raw_affiliation_strings":["University of California at Irvine, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California at Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038908296","display_name":"Milind Girkarmark","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Milind Girkarmark","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101131112","display_name":"Xinmin Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xinmin Tian","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063368240","display_name":"Hideki Saito","orcid":"https://orcid.org/0009-0004-5529-7048"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hideki Saito","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5047988079"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":3.9023,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.93718886,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"180"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8548569679260254},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.8154888153076172},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8056309819221497},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.7845925092697144},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.676020085811615},{"id":"https://openalex.org/keywords/implicit-parallelism","display_name":"Implicit parallelism","score":0.6638345122337341},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6495251655578613},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.586158037185669},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5803666710853577},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5543500781059265},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11749392747879028}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8548569679260254},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.8154888153076172},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8056309819221497},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.7845925092697144},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.676020085811615},{"id":"https://openalex.org/C3543717","wikidata":"https://www.wikidata.org/wiki/Q6007302","display_name":"Implicit parallelism","level":4,"score":0.6638345122337341},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6495251655578613},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.586158037185669},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5803666710853577},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5543500781059265},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11749392747879028},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1176254.1176298","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176254.1176298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.417.160","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.417.160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/esweek06/codes/p173.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.504.1887","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.504.1887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://webspace.ulbsibiu.ro/adrian.florea/html/Citari/p173-kejariwal.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W27956500","https://openalex.org/W153799646","https://openalex.org/W157328770","https://openalex.org/W1500590019","https://openalex.org/W1555087507","https://openalex.org/W1582450315","https://openalex.org/W1971965803","https://openalex.org/W1983557124","https://openalex.org/W2065302945","https://openalex.org/W2100543364","https://openalex.org/W2100914138","https://openalex.org/W2106472852","https://openalex.org/W2113996446","https://openalex.org/W2137780708","https://openalex.org/W2143964612","https://openalex.org/W2159159598","https://openalex.org/W2161767397","https://openalex.org/W2172252595","https://openalex.org/W2547871108","https://openalex.org/W2983076786"],"related_works":["https://openalex.org/W2003935582","https://openalex.org/W2950520577","https://openalex.org/W74409296","https://openalex.org/W2105992728","https://openalex.org/W2494130044","https://openalex.org/W305742777","https://openalex.org/W1554644772","https://openalex.org/W1991844655","https://openalex.org/W1229628","https://openalex.org/W2468095077"],"abstract_inverted_index":{"Embedded":[0],"processors":[1,11],"have":[2,29],"been":[3],"increasingly":[4],"exploiting":[5],"hardware":[6,50],"parallelism.":[7,172],"Vector":[8],"units,":[9],"multiple":[10],"or":[12,20,23],"cores,":[13],"hyper-threading,":[14],"special-purpose":[15],"accelerators":[16],"such":[17,159],"as":[18,160],"DSPs":[19],"cryptographic":[21],"engines,":[22],"a":[24,32,67,141],"combination":[25],"of":[26,34,44,63,78,81,132,135,143,157,164,171],"the":[27,40,61,75,98,105,113,129,178],"above":[28],"appeared":[30],"in":[31,66],"number":[33,142],"processors.":[35],"They":[36],"serve":[37],"to":[38,60,147,150,167,177,187],"address":[39],"increasing":[41],"performance":[42,76,130],"requirements":[43],"modern":[45],"embedded":[46,107],"applications.":[47],"How":[48],"this":[49,71],"parallelism":[51,64,89],"can":[52,121],"be":[53,122,148],"exploited":[54],"by":[55],"applications":[56],"is":[57],"directly":[58],"related":[59],"amount":[62],"inherent":[65],"target":[68],"application.":[69],"In":[70],"paper":[72],"we":[73],"evaluate":[74],"potential":[77,131],"different":[79,133],"types":[80,134],"parallelism,":[82,86,92,137],"viz.,":[83],"true":[84],"thread-level":[85,88],"speculative":[87],"and":[90,104,138,162,190],"vector":[91],"when":[93],"executing":[94],"loops.":[95],"Applications":[96],"from":[97],"industry-standard":[99],"EEMBC":[100,102],"1.1,":[101],"2.0":[103],"MiBench":[106],"benchmark":[108,183],"suites":[109,184],"are":[110],"analyzed":[111],"using":[112],"Intel":[114],"C":[115],"compiler.":[116],"The":[117,153,173],"results":[118,174],"show":[119],"what":[120],"achieved":[123],"today,":[124],"provide":[125],"upper":[126],"bounds":[127],"on":[128],"thread":[136],"point":[139,176],"out":[140],"issues":[144],"that":[145],"need":[146,179],"addressed":[149],"improve":[151],"performance.":[152],"latter":[154],"include":[155],"parallelization":[156],"libraries":[158],"libc":[161],"design":[163],"parallel":[165,188],"algorithms":[166],"allow":[168],"maximal":[169],"exploitation":[170],"also":[175],"for":[180],"developing":[181],"new":[182],"more":[185],"suitable":[186],"compilation":[189],"execution.":[191]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}