{"id":"https://openalex.org/W2132661750","doi":"https://doi.org/10.1145/1176254.1176284","title":"Floorplan driven leakage power aware IP-based SoC design space exploration","display_name":"Floorplan driven leakage power aware IP-based SoC design space exploration","publication_year":2006,"publication_date":"2006-10-22","ids":{"openalex":"https://openalex.org/W2132661750","doi":"https://doi.org/10.1145/1176254.1176284","mag":"2132661750"},"language":"en","primary_location":{"id":"doi:10.1145/1176254.1176284","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176254.1176284","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040193683","display_name":"Aseem Gupta","orcid":"https://orcid.org/0009-0002-8600-1639"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aseem Gupta","raw_affiliation_strings":["University of California, Irvine, Irvine, CA, USA","University of California Irvine, IRVINE, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California Irvine, IRVINE, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikil Dutt","raw_affiliation_strings":["University of California, Irvine, Irvine, CA, USA","University of California Irvine, IRVINE, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California Irvine, IRVINE, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008034875","display_name":"Fadi Kurdahi","orcid":"https://orcid.org/0000-0002-6982-365X"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fadi Kurdahi","raw_affiliation_strings":["University of California, Irvine, Irvine, CA, USA","University of California Irvine, IRVINE, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California Irvine, IRVINE, CA, USA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077269784","display_name":"K.S. Khouri","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kamal Khouri","raw_affiliation_strings":["Freescale Semiconductor Inc., Austin, TX, USA","[Freescale Semiconductor, Inc., Austin, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., Austin, TX, USA]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011349515","display_name":"Magdy S. Abadir","orcid":"https://orcid.org/0000-0003-4046-2472"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Magdy Abadir","raw_affiliation_strings":["Freescale Semiconductor Inc., Austin, TX, USA","[Freescale Semiconductor, Inc., Austin, TX, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"[Freescale Semiconductor, Inc., Austin, TX, USA]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5679,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.81822521,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"118","last_page":"123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9451978206634521},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6294567584991455},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.608170747756958},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6056131720542908},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5810461044311523},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5684513449668884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47141003608703613},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43342822790145874},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.42301198840141296},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41903048753738403},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.39289313554763794},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.22217050194740295}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9451978206634521},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6294567584991455},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.608170747756958},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6056131720542908},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5810461044311523},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5684513449668884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47141003608703613},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43342822790145874},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.42301198840141296},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41903048753738403},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39289313554763794},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.22217050194740295},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1176254.1176284","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1176254.1176284","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.417.2219","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.417.2219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/esweek06/codes/p118.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W83628241","https://openalex.org/W1568614804","https://openalex.org/W1964903222","https://openalex.org/W2075059680","https://openalex.org/W2100404320","https://openalex.org/W2108733474","https://openalex.org/W2122245206","https://openalex.org/W2125951787","https://openalex.org/W2130342263","https://openalex.org/W2147708520","https://openalex.org/W2150499679","https://openalex.org/W2153248894","https://openalex.org/W2164813835","https://openalex.org/W2188111980","https://openalex.org/W2531816445","https://openalex.org/W6641726831","https://openalex.org/W6676117747"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2138401961","https://openalex.org/W4249576260","https://openalex.org/W2743305891","https://openalex.org/W2070693700","https://openalex.org/W2908947570","https://openalex.org/W4388721364","https://openalex.org/W4391382037","https://openalex.org/W2374651972"],"abstract_inverted_index":{"Multi-million":[0],"gate":[1],"System-on-Chip":[2],"(SoC)":[3],"designs":[4,178],"increasingly":[5],"rely":[6],"on":[7,84,174],"Intellectual":[8],"Property":[9],"(IP)":[10],"blocks.":[11],"However,":[12],"due":[13,88],"to":[14,29,55,89,105,116,141,155],"technology":[15],"scaling":[16],"the":[17,22,85,99,112,138,148,159,164,167,186,200],"leakage":[18,72,109,126,131,187],"power":[19,73,188],"consumption":[20],"of":[21,74,98,119,166],"IP":[23],"blocks":[24],"has":[25,37],"risen":[26],"thus":[27],"leading":[28],"possible":[30],"thermal":[31,90],"runaway.":[32],"In":[33],"IP-based":[34],"design":[35,44,69,121,144,149,168],"there":[36],"been":[38],"a":[39,130],"disconnect":[40],"between":[41,63,123],"system":[42,64,113,139,160],"level":[43,47,65,68],"and":[45,66,125,151,183],"physical":[46,67],"steps":[48],"such":[49],"as":[50,192,194],"floorplanning":[51],"which":[52,81,136],"can":[53,102,189],"lead":[54],"failures":[56],"in":[57,108,147,158,199],"manufactured":[58],"chips.":[59],"This":[60],"necessitates":[61],"coupling":[62],"steps.":[70],"The":[71],"an":[75,153],"IP-block":[76],"increases":[77],"with":[78],"its":[79],"temperature":[80],"is":[82],"dependent":[83],"SoC's":[86],"floorplan":[87],"diffusion.":[91],"We":[92,128,162],"have":[93,103],"observed":[94],"that":[95,185],"different":[96],"floorplans":[97,124],"same":[100],"SoC":[101,177],"up":[104],"3X":[106],"difference":[107,198],"power.":[110,127],"Hence":[111],"designer":[114,140],"needs":[115],"be":[117],"aware":[118,132],"this":[120,143],"space":[122,145,169],"propose":[129],"exploration":[133],"(LAX)":[134],"framework":[135],"enables":[137],"create":[142],"early":[146],"cycle":[150],"provides":[152],"opportunity":[154],"make":[156],"changes":[157],"design.":[161],"show":[163],"size":[165],"generated":[170],"by":[171,191],"applying":[172],"LAX":[173],"ten":[175],"industrial":[176],"from":[179],"Freescale":[180],"Semiconductor":[181],"Inc.":[182],"observe":[184],"vary":[190],"much":[193],"190%":[195],"for":[196],"65%":[197],"inactive":[201],"area.":[202]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}