{"id":"https://openalex.org/W2098370715","doi":"https://doi.org/10.1145/1168857.1168865","title":"A regulated transitive reduction (RTR) for longer memory race recording","display_name":"A regulated transitive reduction (RTR) for longer memory race recording","publication_year":2006,"publication_date":"2006-10-20","ids":{"openalex":"https://openalex.org/W2098370715","doi":"https://doi.org/10.1145/1168857.1168865","mag":"2098370715"},"language":"en","primary_location":{"id":"doi:10.1145/1168857.1168865","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1168857.1168865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 12th international conference on Architectural support for programming languages and operating systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102008834","display_name":"Min Xu","orcid":"https://orcid.org/0000-0002-9784-5792"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Min Xu","raw_affiliation_strings":["University of Wisconsin-Madison","University of Wisconsin, Madison"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"University of Wisconsin, Madison","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Mark D. Hill","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark D. Hill","raw_affiliation_strings":["University of Wisconsin-Madison","University of Wisconsin, Madison"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"University of Wisconsin, Madison","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085160432","display_name":"Rastislav Bod\u00edk","orcid":"https://orcid.org/0000-0001-6639-1647"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rastislav Bodik","raw_affiliation_strings":["University of California, Berkeley"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102008834"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":10.2296,"has_fulltext":false,"cited_by_count":125,"citation_normalized_percentile":{"value":0.98828682,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8050425052642822},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6066612005233765},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5886450409889221},{"id":"https://openalex.org/keywords/consistency-model","display_name":"Consistency model","score":0.5719097256660461},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5602108240127563},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.4836534261703491},{"id":"https://openalex.org/keywords/sequential-consistency","display_name":"Sequential consistency","score":0.42326223850250244},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.37059837579727173},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3368779420852661},{"id":"https://openalex.org/keywords/data-consistency","display_name":"Data consistency","score":0.2702091634273529},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.11369785666465759}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8050425052642822},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6066612005233765},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5886450409889221},{"id":"https://openalex.org/C37279795","wikidata":"https://www.wikidata.org/wiki/Q2492305","display_name":"Consistency model","level":3,"score":0.5719097256660461},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5602108240127563},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.4836534261703491},{"id":"https://openalex.org/C82029504","wikidata":"https://www.wikidata.org/wiki/Q4373882","display_name":"Sequential consistency","level":4,"score":0.42326223850250244},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.37059837579727173},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3368779420852661},{"id":"https://openalex.org/C93361087","wikidata":"https://www.wikidata.org/wiki/Q4426698","display_name":"Data consistency","level":2,"score":0.2702091634273529},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.11369785666465759}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1168857.1168865","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1168857.1168865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 12th international conference on Architectural support for programming languages and operating systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W61259222","https://openalex.org/W1531537541","https://openalex.org/W1877496576","https://openalex.org/W1885534640","https://openalex.org/W1905709909","https://openalex.org/W1971849938","https://openalex.org/W2019734147","https://openalex.org/W2022740893","https://openalex.org/W2045337567","https://openalex.org/W2055116083","https://openalex.org/W2095469619","https://openalex.org/W2098809490","https://openalex.org/W2099706037","https://openalex.org/W2107745473","https://openalex.org/W2108806129","https://openalex.org/W2112833506","https://openalex.org/W2114421447","https://openalex.org/W2116454140","https://openalex.org/W2120635877","https://openalex.org/W2127532866","https://openalex.org/W2128963168","https://openalex.org/W2129663982","https://openalex.org/W2133985894","https://openalex.org/W2142002613","https://openalex.org/W2142892618","https://openalex.org/W2145377152","https://openalex.org/W2145471566","https://openalex.org/W2146804254","https://openalex.org/W2157865937","https://openalex.org/W2158175015","https://openalex.org/W2160313031","https://openalex.org/W2162109942","https://openalex.org/W2164264749","https://openalex.org/W2585550685","https://openalex.org/W2758694497","https://openalex.org/W3137220996","https://openalex.org/W4213347330","https://openalex.org/W4246906397","https://openalex.org/W4249742068","https://openalex.org/W4301896508","https://openalex.org/W6675870058"],"related_works":["https://openalex.org/W2036306661","https://openalex.org/W2044887272","https://openalex.org/W246909719","https://openalex.org/W118795575","https://openalex.org/W1906213980","https://openalex.org/W2138711299","https://openalex.org/W4254064645","https://openalex.org/W1979030370","https://openalex.org/W4249870896","https://openalex.org/W2171564459"],"abstract_inverted_index":{"Now":[0],"at":[1],"VMware.":[2],"Multithreaded":[3],"deterministic":[4,26],"replay":[5],"has":[6],"important":[7],"applications":[8],"in":[9,41],"cyclic":[10],"debugging,":[11],"fault":[12],"tolerance":[13],"and":[14,95,124],"intrusion":[15],"analysis.":[16],"Memory":[17],"race":[18],"recording":[19,45,119,155],"is":[20],"a":[21,114,134],"key":[22],"technology":[23],"for":[24],"multithreaded":[25],"replay.":[27],"In":[28],"this":[29],"paper,":[30],"we":[31],"considerably":[32],"improve":[33],"our":[34],"previous":[35],"always-on":[36],"Flight":[37],"Data":[38],"Recorder":[39],"(FDR)":[40],"four":[42],"ways:":[43],"\u2022Longer":[44],"by":[46,64,76,89],"reducing":[47,65],"the":[48,66,79,85,129,149,159],"log":[49,130],"size":[50],"growth":[51,131],"rate":[52],"to":[53,68,127,147,166],"approximately":[54],"one":[55],"byte":[56],"per":[57,71],"thousand":[58],"dynamic":[59],"instructions.":[60],"\u2022Lower":[61],"hardware":[62,150],"cost":[63,67],"24":[69],"KB":[70],"processor":[72],"core.":[73],"\u2022Simpler":[74],"design":[75],"modifying":[77],"only":[78,106],"cache":[80],"coherence":[81],"protocol,":[82],"but":[83],"not":[84],"cache.":[86],"\u2022Broader":[87],"applicability":[88],"supporting":[90],"both":[91],"Sequential":[92],"Consistency":[93],"(SC)":[94],"Total":[96],"Store":[97],"Order":[98],"(TSO)":[99],"memory":[100,145],"consistency":[101],"models":[102],"(existing":[103],"recorders":[104],"support":[105,167],"SC).These":[107],"improvements":[108],"stem":[109],"from":[110],"several":[111],"ideas:":[112],"(1)":[113],"Regulated":[115],"Transitive":[116],"Reduction":[117],"(RTR)":[118],"algorithm":[120],"that":[121,139],"creates":[122],"stricter":[123],"vectorizable":[125],"dependencies":[126],"reduce":[128,148],"rate;":[132],"(2)":[133],"Set/LRU":[135],"timestamp":[136],"approximation":[137],"method":[138],"better":[140],"approximates":[141],"timestamps":[142],"of":[143,161],"uncached":[144],"locations":[146],"cost;":[151],"(3)":[152],"an":[153],"order-value-hybrid":[154],"methodthat":[156],"explicitly":[157],"logs":[158],"value":[160],"potential":[162],"SC-violating":[163],"load":[164],"instructions":[165],"multiprocessor":[168],"systems":[169],"with":[170],"TSO.":[171]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":17},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}