{"id":"https://openalex.org/W2147284366","doi":"https://doi.org/10.1145/1166133.1166139","title":"An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches","display_name":"An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2147284366","doi":"https://doi.org/10.1145/1166133.1166139","mag":"2147284366"},"language":"en","primary_location":{"id":"doi:10.1145/1166133.1166139","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1166133.1166139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 workshop on MEmory performance DEaling with Applications, systems and architectures - MEDEA '06","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065939937","display_name":"Haakon Dybdahl","orcid":null},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Haakon Dybdahl","raw_affiliation_strings":["(Norwegian University of Science and Technology, Trondheim, Norway)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"(Norwegian University of Science and Technology, Trondheim, Norway)","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091704449","display_name":"Per Stenstr\u00f6m","orcid":"https://orcid.org/0000-0002-7441-8245"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Per Stenstr\u00f6m","raw_affiliation_strings":["Chalmers University of Technology, Goteborg Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chalmers University of Technology, Goteborg Sweden","institution_ids":["https://openalex.org/I66862912"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001170029","display_name":"Lasse Natvig","orcid":null},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Lasse Natvig","raw_affiliation_strings":["(Norwegian University of Science and Technology, Trondheim, Norway)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"(Norwegian University of Science and Technology, Trondheim, Norway)","institution_ids":["https://openalex.org/I204778367"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9129815101623535},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7403761148452759},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6718326807022095},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5652164816856384},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45564326643943787},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4243251085281372},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.36456990242004395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36227908730506897},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33446377515792847},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3325120806694031}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9129815101623535},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7403761148452759},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6718326807022095},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5652164816856384},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45564326643943787},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4243251085281372},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.36456990242004395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36227908730506897},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33446377515792847},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3325120806694031},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1166133.1166139","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1166133.1166139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 workshop on MEmory performance DEaling with Applications, systems and architectures - MEDEA '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1483258120","https://openalex.org/W1974817122","https://openalex.org/W1987225815","https://openalex.org/W2068661429","https://openalex.org/W2092300541","https://openalex.org/W2095642645","https://openalex.org/W2102608614","https://openalex.org/W2104225326","https://openalex.org/W2106617337","https://openalex.org/W2116986122","https://openalex.org/W2131840272","https://openalex.org/W2135367083","https://openalex.org/W2140001655","https://openalex.org/W2147122795","https://openalex.org/W2156064678"],"related_works":["https://openalex.org/W2113103358","https://openalex.org/W2118546962","https://openalex.org/W48859307","https://openalex.org/W1485698457","https://openalex.org/W1579918296","https://openalex.org/W9921458","https://openalex.org/W2096329363","https://openalex.org/W4233678979","https://openalex.org/W2161957081","https://openalex.org/W1483797088"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,54,67,73,82,87],"new":[4,100],"replacement":[5,79,115],"algorithm":[6,33,51,80,116],"to":[7,20,66,111],"protect":[8],"cache":[9],"lines":[10],"with":[11],"potential":[12],"future":[13],"reuse":[14],"from":[15],"being":[16],"evicted.":[17],"In":[18],"contrast":[19],"the":[21,27,36,45,59,99,151],"recency":[22],"based":[23],"approaches":[24],"used":[25,48],"in":[26,81],"past":[28],"(LRU":[29],"for":[30,104,156],"example),":[31],"our":[32,50,114],"also":[34,63,125],"uses":[35],"notion":[37],"of":[38,40,43,56,86],"frequency":[39],"access.":[41],"Instead":[42],"evicting":[44],"least":[46],"recently":[47],"block,":[49],"identifies":[52],"among":[53],"set":[55],"LRU":[57],"blocks":[58],"one":[60],"that":[61,71,98,148],"is":[62,137,142],"least-frequently-used":[64],"(according":[65],"heuristic)":[68],"and":[69,133],"chooses":[70],"as":[72,109],"victim.":[74],"We":[75,95,123],"have":[76,96,124],"implemented":[77],"this":[78,149],"detailed":[83],"simulation":[84],"model":[85],"chip":[88],"multiprocessor":[89],"system":[90],"driven":[91],"by":[92,131],"SPEC2000":[93],"benchmarks.":[94,122],"found":[97],"scheme":[101,129,152],"improves":[102],"performance":[103,141],"memory":[105],"intensive":[106],"applications.":[107],"Moreover,":[108],"compared":[110],"other":[112],"attempts,":[113],"provides":[117],"robust":[118],"improvements":[119],"across":[120],"all":[121],"extended":[126],"an":[127],"earlier":[128],"proposed":[130],"Wong":[132],"Baer":[134],"so":[135],"it":[136],"switched":[138],"off":[139],"when":[140],"not":[143],"improved.":[144],"Our":[145],"results":[146],"show":[147],"makes":[150],"much":[153],"more":[154],"suitable":[155],"CMP":[157],"configurations.":[158]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}