{"id":"https://openalex.org/W2088706067","doi":"https://doi.org/10.1145/1166133.1166136","title":"Evaluating instruction cache vulnerability to transient errors","display_name":"Evaluating instruction cache vulnerability to transient errors","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2088706067","doi":"https://doi.org/10.1145/1166133.1166136","mag":"2088706067"},"language":"en","primary_location":{"id":"doi:10.1145/1166133.1166136","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1166133.1166136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 workshop on MEmory performance DEaling with Applications, systems and architectures - MEDEA '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062127643","display_name":"Jun Yan","orcid":"https://orcid.org/0000-0003-1552-8003"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jun Yan","raw_affiliation_strings":["Southern Illinois University Carbondale, Carbondale, IL","\u2020 Southern Illinois University Carbondale, Carbondale, IL"],"affiliations":[{"raw_affiliation_string":"Southern Illinois University Carbondale, Carbondale, IL","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"\u2020 Southern Illinois University Carbondale, Carbondale, IL","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101814390","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0003-1343-2817"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Southern Illinois University Carbondale, Carbondale, IL","\u2020 Southern Illinois University Carbondale, Carbondale, IL"],"affiliations":[{"raw_affiliation_string":"Southern Illinois University Carbondale, Carbondale, IL","institution_ids":["https://openalex.org/I110378019"]},{"raw_affiliation_string":"\u2020 Southern Illinois University Carbondale, Carbondale, IL","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062127643"],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":0.7522,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.74342205,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9805999994277954,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8964889049530029},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8775333166122437},{"id":"https://openalex.org/keywords/vulnerability","display_name":"Vulnerability (computing)","score":0.5109583735466003},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.4990806579589844},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4813038408756256},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.4768175482749939},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.452658087015152},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4407691955566406},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.43627065420150757},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4283908009529114},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41215625405311584},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3905666470527649},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.13962405920028687}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8964889049530029},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8775333166122437},{"id":"https://openalex.org/C95713431","wikidata":"https://www.wikidata.org/wiki/Q631425","display_name":"Vulnerability (computing)","level":2,"score":0.5109583735466003},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4990806579589844},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4813038408756256},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.4768175482749939},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.452658087015152},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4407691955566406},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.43627065420150757},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4283908009529114},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41215625405311584},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3905666470527649},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.13962405920028687},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1166133.1166136","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1166133.1166136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 workshop on MEmory performance DEaling with Applications, systems and architectures - MEDEA '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1819167510","https://openalex.org/W1976431848","https://openalex.org/W2073320693","https://openalex.org/W2105145734","https://openalex.org/W2110999128","https://openalex.org/W2114067856","https://openalex.org/W2115194678","https://openalex.org/W2118033476","https://openalex.org/W2124438715","https://openalex.org/W2128060503","https://openalex.org/W2129750565","https://openalex.org/W2131054871","https://openalex.org/W2134309495","https://openalex.org/W2143676743","https://openalex.org/W2144512449","https://openalex.org/W2150011671","https://openalex.org/W2151345654","https://openalex.org/W2152356827"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2363769136","https://openalex.org/W3085471909","https://openalex.org/W2031173804","https://openalex.org/W2114386333","https://openalex.org/W2115222420","https://openalex.org/W2734782074","https://openalex.org/W2148571123","https://openalex.org/W2126408955","https://openalex.org/W2369103246"],"abstract_inverted_index":{"Recent":[0],"research":[1,35],"shows":[2],"that":[3,127],"microprocessors":[4,15],"are":[5,60],"increasingly":[6],"susceptible":[7],"to":[8,13,21,74,177,181,185],"transient":[9,27,165],"errors.":[10],"In":[11],"order":[12],"protect":[14,182],"cost-effectively,":[16],"the":[17,24,30,42,85,92,97,103,112,120,140,150,158,188],"first":[18],"step":[19],"is":[20],"accurately":[22],"understand":[23],"impact":[25,113],"of":[26,44,105,114,122,131,161,190],"errors":[28,69,135],"on":[29,40,102,119,128],"system":[31,81,146,195],"reliability.":[32],"While":[33,148],"many":[34],"efforts":[36],"have":[37,54],"been":[38],"focused":[39],"studying":[41],"vulnerability":[43,88,99,107,153],"data":[45],"caches":[46,53,192],"and":[47,96,184,201],"other":[48,145,194],"on-chip":[49],"hardware":[50],"components,":[51],"instruction":[52,86,123,132,151,162,191],"received":[55],"less":[56],"attention.":[57],"However,":[58],"instructions":[59,71],"read":[61],"every":[62],"cycle,":[63],"any":[64],"undetected":[65],"or":[66,80],"uncorrected":[67],"soft":[68,134],"in":[70],"can":[72,136,171],"lead":[73],"erroneous":[75],"computation,":[76],"wrong":[77],"control":[78],"flow":[79],"crash.This":[82],"paper":[83],"studies":[84],"cache":[87,98,106,116,133,152,163],"by":[89,139],"considering":[90],"both":[91],"raw":[93],"SRAM":[94],"rate":[95],"factor.":[100],"Based":[101],"concept":[104],"factor,":[108],"we":[109,167],"also":[110],"investigate":[111],"different":[115],"configuration":[117],"parameters":[118],"reliability":[121,159,189],"caches.":[124],"We":[125],"find":[126],"average":[129],"67.5%":[130],"be":[137],"masked":[138],"I-cache":[141],"itself":[142,154],"without":[143],"impacting":[144],"components.":[147],"quantifying":[149],"does":[155],"not":[156],"solve":[157],"problem":[160],"against":[164],"errors,":[166],"believe":[168],"this":[169],"work":[170],"provide":[172],"useful":[173],"insights":[174],"for":[175],"designers":[176],"develop":[178],"cost-effective":[179],"solutions":[180],"I-caches":[183],"optimally":[186],"balance":[187],"with":[193],"goals,":[196],"such":[197],"as":[198],"cost,":[199],"performance":[200],"energy.":[202]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}