{"id":"https://openalex.org/W2145366537","doi":"https://doi.org/10.1145/1165573.1165655","title":"Synchronization-driven dynamic speed scaling for MPSoCs","display_name":"Synchronization-driven dynamic speed scaling for MPSoCs","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2145366537","doi":"https://doi.org/10.1145/1165573.1165655","mag":"2145366537"},"language":"en","primary_location":{"id":"doi:10.1145/1165573.1165655","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1165573.1165655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Low power electronics and design  - ISLPED '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043364325","display_name":"Mirko Loghi","orcid":"https://orcid.org/0000-0001-7876-3612"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Mirko Loghi","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy. mirko.loghi@polito.it"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy. mirko.loghi@polito.it","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024891882","display_name":"Massimo Poncino","orcid":"https://orcid.org/0000-0002-1369-9688"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Poncino","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy. massimo.poncino@polito.it"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy. massimo.poncino@polito.it","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Universit\u00e0 di Bologna, Bologna, Italy","Universit\u00e0 di Bologna, Bologna, Italy. Ibenini@deis.unibo.it"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Universit\u00e0 di Bologna, Bologna, Italy. Ibenini@deis.unibo.it","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043364325"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.5683,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68140151,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"346","last_page":"346"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8405489325523376},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7670222520828247},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.6088036894798279},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5674889087677002},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.5502524375915527},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.537959098815918},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5378244519233704},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5365671515464783},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5092779397964478},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45651766657829285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4422469139099121},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.44077038764953613},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.4137773811817169},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4066116213798523},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.397026002407074},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37814104557037354},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09827587008476257},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0865732729434967}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8405489325523376},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7670222520828247},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.6088036894798279},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5674889087677002},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.5502524375915527},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.537959098815918},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5378244519233704},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5365671515464783},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5092779397964478},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45651766657829285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4422469139099121},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.44077038764953613},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4137773811817169},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4066116213798523},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.397026002407074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37814104557037354},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09827587008476257},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0865732729434967},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1145/1165573.1165655","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1165573.1165655","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Low power electronics and design  - ISLPED '06","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.474.6750","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.474.6750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://pdf.aminer.org/000/437/346/synchronization_driven_dynamic_speed_scaling_for_mpsocs.pdf","raw_type":"text"},{"id":"pmh:oai:air.uniud.it:11390/878543","is_oa":false,"landing_page_url":"http://hdl.handle.net/11390/878543","pdf_url":null,"source":{"id":"https://openalex.org/S4306401163","display_name":"Institutional Research Information System (University of Udine)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I129043915","host_organization_name":"University of Udine","host_organization_lineage":["https://openalex.org/I129043915"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:cris.unibo.it:11585/34345","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/34345","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:porto.polito.it:1667393","is_oa":false,"landing_page_url":"http://porto.polito.it/1667393/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W74209014","https://openalex.org/W1966285605","https://openalex.org/W1987554710","https://openalex.org/W1990262300","https://openalex.org/W2062984764","https://openalex.org/W2067434095","https://openalex.org/W2098143668","https://openalex.org/W2098812192","https://openalex.org/W2128733202","https://openalex.org/W2128748528","https://openalex.org/W2128991755","https://openalex.org/W2133435293","https://openalex.org/W2141238076","https://openalex.org/W2142773463","https://openalex.org/W2153171855"],"related_works":["https://openalex.org/W1592176220","https://openalex.org/W2000835246","https://openalex.org/W2053684732","https://openalex.org/W3161430837","https://openalex.org/W2119720358","https://openalex.org/W2763620410","https://openalex.org/W2122652279","https://openalex.org/W3042427941","https://openalex.org/W4287777418","https://openalex.org/W1964026059"],"abstract_inverted_index":{"Equalizing":[0],"the":[1,11,34,43,60,64,68,80],"ratios":[2],"between":[3],"workloads":[4],"and":[5,83,119],"speeds":[6,86],"of":[7,36,63,90],"processing":[8],"elements":[9],"provides":[10,48],"optimal":[12],"speed":[13,24],"allocation.":[14],"Based":[15],"on":[16,33,56,95],"that":[17,31],"principle,":[18],"this":[19],"work":[20],"describes":[21],"a":[22,91,96,120],"dynamic":[23],"setting":[25],"policy":[26,47],"for":[27],"multiprocessor":[28],"systems-on-chip":[29],"(MPSoCs)":[30],"relies":[32],"estimation":[35],"processor":[37],"idle":[38],"times":[39],"specifically":[40],"due":[41],"to":[42,113],"synchronization":[44],"work.":[45],"The":[46],"two":[49],"advantages:":[50],"first,":[51],"it":[52,71,75],"does":[53],"not":[54],"rely":[55],"any":[57],"assumption":[58],"about":[59],"communication":[61],"pattern":[62],"application":[65,101],"executed":[66],"by":[67,88],"system.":[69],"Second,":[70],"is":[72],"purely":[73],"architectural;":[74],"automatically":[76],"detects":[77],"changes":[78],"in":[79,123],"system":[81],"workload":[82],"sets":[84],"processors":[85],"accordingly":[87],"means":[89],"custom":[92],"hardware":[93],"block.Results":[94],"parallel":[97],"MPEG":[98],"video":[99],"decoding":[100],"show":[102],"an":[103,114],"EDP":[104],"saving":[105,116],"above":[106,117],"55%,":[107],"averaged":[108],"over":[109],"several":[110],"datasets,":[111],"corresponding":[112,121],"energy":[115],"50%,":[118],"penalty":[122],"performance":[124],"below":[125],"8%.":[126]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}