{"id":"https://openalex.org/W2013505463","doi":"https://doi.org/10.1145/1165573.1165646","title":"Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture","display_name":"Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2013505463","doi":"https://doi.org/10.1145/1165573.1165646","mag":"2013505463"},"language":"en","primary_location":{"id":"doi:10.1145/1165573.1165646","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1165573.1165646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Low power electronics and design  - ISLPED '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071094925","display_name":"Yoonjin Kim","orcid":"https://orcid.org/0009-0001-2853-2039"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Yoonjin Kim","raw_affiliation_strings":["Design Automation Laboratory, School of EECS, Seoul National University, Seoul, South Korea. awgsize1@snu.ac.kr"],"affiliations":[{"raw_affiliation_string":"Design Automation Laboratory, School of EECS, Seoul National University, Seoul, South Korea. awgsize1@snu.ac.kr","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036206258","display_name":"Ilhyun Park","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ilhyun Park","raw_affiliation_strings":["Design Automation Laboratory, School of EECS, Seoul National University, Seoul, South Korea. awgsize1@snu.ac.kr, pih102@snu.ac.kr"],"affiliations":[{"raw_affiliation_string":"Design Automation Laboratory, School of EECS, Seoul National University, Seoul, South Korea. awgsize1@snu.ac.kr, pih102@snu.ac.kr","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043594476","display_name":"Ki\u2010Young Choi","orcid":"https://orcid.org/0000-0001-6138-6697"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kiyoung Choi","raw_affiliation_strings":["Design Automation Laboratory, School of EECS, Seoul National University, Seoul, South Korea. awgsize1@snu.ac.kr, kchoi@snu.ac.kr"],"affiliations":[{"raw_affiliation_string":"Design Automation Laboratory, School of EECS, Seoul National University, Seoul, South Korea. awgsize1@snu.ac.kr, kchoi@snu.ac.kr","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082524666","display_name":"Yunheung Paek","orcid":"https://orcid.org/0000-0002-6412-2926"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yunheung Paek","raw_affiliation_strings":["Software Optimization & Restructuring Laboratory, School of EECS, Seoul National University, Seoul, South Korea. awgsize1@snu.ac.kr, ypaek@snu.ac.kr"],"affiliations":[{"raw_affiliation_string":"Software Optimization & Restructuring Laboratory, School of EECS, Seoul National University, Seoul, South Korea. awgsize1@snu.ac.kr, ypaek@snu.ac.kr","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5071094925"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":5.296,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.95996187,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"310","last_page":"310"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8390637636184692},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7498375177383423},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6002283692359924},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5833266973495483},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5705229640007019},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5584688186645508},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5282370448112488},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46837908029556274},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4419999420642853},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.440062940120697},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43590599298477173},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4185056686401367}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8390637636184692},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7498375177383423},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6002283692359924},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5833266973495483},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5705229640007019},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5584688186645508},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5282370448112488},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46837908029556274},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4419999420642853},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.440062940120697},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43590599298477173},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4185056686401367},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1165573.1165646","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1165573.1165646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Low power electronics and design  - ISLPED '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W66694435","https://openalex.org/W1873700411","https://openalex.org/W1967006952","https://openalex.org/W2025787141","https://openalex.org/W2030371554","https://openalex.org/W2100149422","https://openalex.org/W2102073017","https://openalex.org/W2102416334","https://openalex.org/W2111700531","https://openalex.org/W2117105306","https://openalex.org/W2118007759","https://openalex.org/W2122168551","https://openalex.org/W2124979998","https://openalex.org/W2135050419","https://openalex.org/W2146665136","https://openalex.org/W2146952974"],"related_works":["https://openalex.org/W3023876411","https://openalex.org/W4243132314","https://openalex.org/W2167303720","https://openalex.org/W123152114","https://openalex.org/W2298526277","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W3147501184"],"abstract_inverted_index":{"Coarse-grained":[0],"reconfigurable":[1,19,45],"architecture":[2,20],"aims":[3],"to":[4,21],"achieve":[5],"both":[6],"performance":[7,69],"and":[8,60],"flexibility.":[9],"However,":[10],"power":[11,38,50,66,80],"consumption":[12,67],"is":[13,39],"no":[14],"less":[15],"important":[16],"for":[17],"the":[18,49,75],"be":[22],"used":[23],"as":[24],"a":[25,42,55],"competitive":[26],"processing":[27],"core":[28],"in":[29,41],"embedded":[30],"systems.":[31],"In":[32],"this":[33],"paper,":[34],"we":[35,53],"show":[36,73],"how":[37],"consumed":[40],"typical":[43],"coarse-grained":[44],"architecture.":[46],"Based":[47],"on":[48],"breakdown":[51],"data,":[52],"suggest":[54],"power-conscious":[56],"configuration":[57,84],"cache":[58,85],"structure":[59],"code":[61],"mapping":[62],"technique,":[63],"which":[64],"reduce":[65],"without":[68],"degradation.":[70],"Experimental":[71],"results":[72],"that":[74],"proposed":[76],"approach":[77],"saves":[78],"much":[79],"even":[81],"with":[82],"reduced":[83],"size.":[86]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}