{"id":"https://openalex.org/W1998864549","doi":"https://doi.org/10.1145/1165573.1165609","title":"Modelling macromodules for high-level dynamic power estimation of FPGA-based digital designs","display_name":"Modelling macromodules for high-level dynamic power estimation of FPGA-based digital designs","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W1998864549","doi":"https://doi.org/10.1145/1165573.1165609","mag":"1998864549"},"language":"en","primary_location":{"id":"doi:10.1145/1165573.1165609","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1165573.1165609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Low power electronics and design  - ISLPED '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089398144","display_name":"Axel Reimer","orcid":null},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"education","lineage":["https://openalex.org/I129877168"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Axel Reimer","raw_affiliation_strings":["University of Oldenburg, Germany","University of Oldenburg, Germany. axel.reimer@uni-oldenburg.de"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Oldenburg, Germany","institution_ids":["https://openalex.org/I129877168"]},{"raw_affiliation_string":"University of Oldenburg, Germany. axel.reimer@uni-oldenburg.de","institution_ids":["https://openalex.org/I129877168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068574570","display_name":"Arne Schulz","orcid":"https://orcid.org/0000-0002-3088-2820"},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"education","lineage":["https://openalex.org/I129877168"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Arne Schulz","raw_affiliation_strings":["University of Oldenburg, Germany","University of Oldenburg, Germany. arne.schulz@uni-oldenburg.de"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Oldenburg, Germany","institution_ids":["https://openalex.org/I129877168"]},{"raw_affiliation_string":"University of Oldenburg, Germany. arne.schulz@uni-oldenburg.de","institution_ids":["https://openalex.org/I129877168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048688572","display_name":"Wolfgang Nebel","orcid":null},"institutions":[{"id":"https://openalex.org/I129877168","display_name":"Carl von Ossietzky Universit\u00e4t Oldenburg","ror":"https://ror.org/033n9gh91","country_code":"DE","type":"education","lineage":["https://openalex.org/I129877168"]},{"id":"https://openalex.org/I202367325","display_name":"Oldenburger Institut f\u00fcr Informatik","ror":"https://ror.org/003sav189","country_code":"DE","type":"facility","lineage":["https://openalex.org/I202367325"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Nebel","raw_affiliation_strings":["University of Oldenburg and OFFIS Research Institute, Germany","University of Oldenburg and OFFIS Research Institute, Germany. nebel@o.s.de"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Oldenburg and OFFIS Research Institute, Germany","institution_ids":["https://openalex.org/I202367325","https://openalex.org/I129877168"]},{"raw_affiliation_string":"University of Oldenburg and OFFIS Research Institute, Germany. nebel@o.s.de","institution_ids":["https://openalex.org/I129877168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4229,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.8067338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.9047797322273254},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8758516311645508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6966246366500854},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6148871183395386},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5187742710113525},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5085364580154419},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48301371932029724},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.4581117033958435},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42975959181785583},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.42355281114578247},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40053364634513855},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34982097148895264},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17258301377296448},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.07079160213470459}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.9047797322273254},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8758516311645508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6966246366500854},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6148871183395386},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5187742710113525},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5085364580154419},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48301371932029724},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.4581117033958435},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42975959181785583},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.42355281114578247},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40053364634513855},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34982097148895264},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17258301377296448},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.07079160213470459},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1165573.1165609","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1165573.1165609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international symposium on Low power electronics and design  - ISLPED '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W64861745","https://openalex.org/W1480203124","https://openalex.org/W1604323946","https://openalex.org/W1748435361","https://openalex.org/W1993072227","https://openalex.org/W2095558812","https://openalex.org/W2129183345","https://openalex.org/W2133014881","https://openalex.org/W2170510975","https://openalex.org/W2998668465"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2097839191","https://openalex.org/W2171845075","https://openalex.org/W2132107645","https://openalex.org/W1777852485","https://openalex.org/W3200538824","https://openalex.org/W2505126014","https://openalex.org/W2014496217","https://openalex.org/W3007361144","https://openalex.org/W4231098049"],"abstract_inverted_index":{"We":[0],"present":[1],"our":[2],"approach":[3,24,45],"for":[4,20,32],"a":[5,26],"new":[6],"macromodule":[7],"power":[8,18],"model":[9,54],"library":[10],"which":[11],"can":[12],"be":[13],"used":[14],"in":[15],"high-level":[16,29],"dynamic":[17],"estimation":[19,30],"FPGA":[21],"technologies.":[22,34],"The":[23],"adapts":[25],"previously":[27],"published":[28],"flow":[31],"ASIC":[33],"Due":[35],"to":[36],"the":[37,43,53],"different":[38],"architectures":[39],"(ASIC":[40],"vs.":[41],"FPGA)":[42],"presented":[44],"builds":[46],"on":[47],"an":[48],"iterative":[49],"optimization":[50],"step":[51],"during":[52],"generation":[55],"phase.":[56]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}