{"id":"https://openalex.org/W2099708455","doi":"https://doi.org/10.1145/1152154.1152162","title":"Core architecture optimization for heterogeneous chip multiprocessors","display_name":"Core architecture optimization for heterogeneous chip multiprocessors","publication_year":2006,"publication_date":"2006-09-16","ids":{"openalex":"https://openalex.org/W2099708455","doi":"https://doi.org/10.1145/1152154.1152162","mag":"2099708455"},"language":"en","primary_location":{"id":"doi:10.1145/1152154.1152162","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1152154.1152162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067547869","display_name":"Rakesh Kumar","orcid":"https://orcid.org/0000-0002-3290-2629"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rakesh Kumar","raw_affiliation_strings":["University of California, San Diego, La Jolla, CA","Dept. of Computer Science and Engineering, University of California, San Diego, La Jolla, CA 92093-0404"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of California, San Diego, La Jolla, CA 92093-0404","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065583627","display_name":"Dean M. Tullsen","orcid":"https://orcid.org/0000-0003-3174-9316"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dean M. Tullsen","raw_affiliation_strings":["University of California, San Diego, La Jolla, CA","Dept. of Computer Science and Engineering, University of California, San Diego, La Jolla, CA 92093-0404"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, La Jolla, CA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of California, San Diego, La Jolla, CA 92093-0404","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050207942","display_name":"Norman P. Jouppi","orcid":"https://orcid.org/0000-0003-1765-1929"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Norman P. Jouppi","raw_affiliation_strings":["HP Labs, Palo Alto, CA"],"affiliations":[{"raw_affiliation_string":"HP Labs, Palo Alto, CA","institution_ids":["https://openalex.org/I1324840837"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067547869"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":15.6095,"has_fulltext":false,"cited_by_count":228,"citation_normalized_percentile":{"value":0.99420319,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"23","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7830779552459717},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6932369470596313},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.6565520167350769},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6170167326927185},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6046285033226013},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4870615303516388},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37842434644699097},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08436542749404907}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7830779552459717},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6932369470596313},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.6565520167350769},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6170167326927185},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6046285033226013},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4870615303516388},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37842434644699097},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08436542749404907},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1152154.1152162","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1152154.1152162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 15th international conference on Parallel architectures and compilation techniques","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.80.8401","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.80.8401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-cse.ucsd.edu/users/tullsen/pact06.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.46000000834465027,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1482073811","https://openalex.org/W1598283091","https://openalex.org/W2043593621","https://openalex.org/W2103397328","https://openalex.org/W2112085716","https://openalex.org/W2116460500","https://openalex.org/W2121015380","https://openalex.org/W2131797921","https://openalex.org/W2132100607","https://openalex.org/W2137675939","https://openalex.org/W2145252892","https://openalex.org/W2145871983","https://openalex.org/W2147943147","https://openalex.org/W2153456949","https://openalex.org/W2161125986","https://openalex.org/W2612402151","https://openalex.org/W2798330367","https://openalex.org/W4214635461","https://openalex.org/W4236062646","https://openalex.org/W4238816702","https://openalex.org/W4240515487","https://openalex.org/W4242466841","https://openalex.org/W4244034697","https://openalex.org/W6681352259"],"related_works":["https://openalex.org/W2099708455","https://openalex.org/W2794940521","https://openalex.org/W2471810183","https://openalex.org/W2371762158","https://openalex.org/W1550094974","https://openalex.org/W4231503788","https://openalex.org/W2145929661","https://openalex.org/W2329951336","https://openalex.org/W2053400496","https://openalex.org/W2023451596"],"abstract_inverted_index":{"Previous":[0],"studies":[1,19],"have":[2],"demonstrated":[3],"the":[4,40,48,55,61,64,71,167],"advantages":[5],"of":[6,17,34,63,84,112,129,149,170],"single-ISA":[7],"heterogeneous":[8,68],"multi-core":[9,45],"architectures":[10],"for":[11,66,70,81,88,136],"power":[12,75,92],"and":[13,51,87,91,151],"performance.":[14],"However,":[15],"none":[16],"those":[18],"examined":[20],"how":[21],"to":[22,42,53,101,108,123],"design":[23,43],"such":[24,132],"a":[25,44,67,109,142],"processor;":[26],"instead,":[27],"they":[28],"started":[29],"with":[30,104,166],"an":[31],"assumed":[32],"combination":[33],"pre-existing":[35],"cores.":[36],"This":[37,153],"work":[38],"assumes":[39],"flexibility":[41],"architecture":[46],"from":[47],"ground":[49],"up":[50],"seeks":[52],"address":[54],"following":[56],"question:":[57],"what":[58],"should":[59],"be":[60,102],"characteristics":[62,114],"cores":[65,130,146],"multi-processor":[69],"highest":[72],"area":[73,90],"or":[74],"efficiency?":[76],"The":[77,94,126,162],"study":[78],"is":[79,119,134,140],"done":[80],"varying":[82],"degrees":[83],"thread-level":[85],"parallelism":[86],"different":[89,110,135,137],"budgets.":[93],"most":[95],"efficient":[96],"chip":[97],"multiprocessors":[98],"are":[99],"shown":[100],"heterogeneous,":[103],"each":[105],"core":[106,118],"customized":[107],"subset":[111],"application":[113],"\u2013":[115],"no":[116],"single":[117],"necessarily":[120],"well":[121],"suited":[122],"all":[124],"applications.":[125],"performance":[127,156,163],"ordering":[128,144],"on":[131],"processors":[133],"applications;":[138],"there":[139],"only":[141],"partial":[143],"among":[145],"in":[147],"terms":[148],"resources":[150],"complexity.":[152],"methodology":[154],"produces":[155],"gains":[157],"as":[158,160],"high":[159],"40%.":[161],"improvements":[164],"come":[165],"added":[168],"cost":[169],"customization.":[171],"1.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":19},{"year":2015,"cited_by_count":15},{"year":2014,"cited_by_count":19},{"year":2013,"cited_by_count":23},{"year":2012,"cited_by_count":19}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}