{"id":"https://openalex.org/W2031699358","doi":"https://doi.org/10.1145/1151074.1151077","title":"UML-based multiprocessor SoC design framework","display_name":"UML-based multiprocessor SoC design framework","publication_year":2006,"publication_date":"2006-05-01","ids":{"openalex":"https://openalex.org/W2031699358","doi":"https://doi.org/10.1145/1151074.1151077","mag":"2031699358"},"language":"en","primary_location":{"id":"doi:10.1145/1151074.1151077","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1151074.1151077","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090863671","display_name":"Tero Kangas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Tero Kangas","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland","Tampere University of Technology , Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology , Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013380713","display_name":"Petri Kukkala","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Petri Kukkala","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland","Tampere University of Technology , Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology , Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066895502","display_name":"Heikki Orsila","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Heikki Orsila","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland","Tampere University of Technology , Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology , Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078390067","display_name":"Erno Salminen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Erno Salminen","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland","Tampere University of Technology , Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology , Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028871801","display_name":"Marko H\u00e4nnik\u00e4inen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Marko H\u00e4nnik\u00e4inen","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland","Tampere University of Technology , Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology , Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland","Tampere University of Technology , Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology , Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040018112","display_name":"Jouni Riihim\u00e4ki","orcid":null},"institutions":[{"id":"https://openalex.org/I2738502077","display_name":"Nokia (Finland)","ror":"https://ror.org/04pkc8m17","country_code":"FI","type":"company","lineage":["https://openalex.org/I2738502077"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jouni Riihim\u00e4ki","raw_affiliation_strings":["Nokia Technology Platforms, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nokia Technology Platforms, Tampere, Finland","institution_ids":["https://openalex.org/I2738502077"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010907476","display_name":"Kimmo Kuusilinna","orcid":null},"institutions":[{"id":"https://openalex.org/I2738502077","display_name":"Nokia (Finland)","ror":"https://ror.org/04pkc8m17","country_code":"FI","type":"company","lineage":["https://openalex.org/I2738502077"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Kimmo Kuusilinna","raw_affiliation_strings":["Nokia Research Center, Tampere, Finland","Nokia Res. Center, Tampere, Finland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nokia Research Center, Tampere, Finland","institution_ids":["https://openalex.org/I2738502077"]},{"raw_affiliation_string":"Nokia Res. Center, Tampere, Finland#TAB#","institution_ids":["https://openalex.org/I2738502077"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":14.5136,"has_fulltext":false,"cited_by_count":150,"citation_normalized_percentile":{"value":0.99338826,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"5","issue":"2","first_page":"281","last_page":"320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8397131562232971},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.6730667948722839},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6723337769508362},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.644479513168335},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4956752061843872},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4820050299167633},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46212196350097656},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.45079663395881653},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4479524493217468},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.4452894926071167},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.42734095454216003},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.23012739419937134},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.17249831557273865},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.140362948179245}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8397131562232971},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.6730667948722839},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6723337769508362},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.644479513168335},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4956752061843872},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4820050299167633},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46212196350097656},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.45079663395881653},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4479524493217468},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.4452894926071167},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.42734095454216003},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.23012739419937134},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.17249831557273865},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.140362948179245}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1151074.1151077","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1151074.1151077","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W26091405","https://openalex.org/W103872016","https://openalex.org/W1492631919","https://openalex.org/W1550131357","https://openalex.org/W1551441969","https://openalex.org/W1585229511","https://openalex.org/W1597755753","https://openalex.org/W1608833136","https://openalex.org/W1648463947","https://openalex.org/W1832376659","https://openalex.org/W1921428809","https://openalex.org/W2005876630","https://openalex.org/W2010346244","https://openalex.org/W2024060531","https://openalex.org/W2073906129","https://openalex.org/W2081476507","https://openalex.org/W2107861120","https://openalex.org/W2109171190","https://openalex.org/W2115121632","https://openalex.org/W2127162571","https://openalex.org/W2134597498","https://openalex.org/W2140389865","https://openalex.org/W2150408604","https://openalex.org/W2159627717","https://openalex.org/W2169396089","https://openalex.org/W2486303684","https://openalex.org/W2533555243","https://openalex.org/W2537556459","https://openalex.org/W2539341775","https://openalex.org/W2914931491","https://openalex.org/W3148722492","https://openalex.org/W4251984168","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W1604727120","https://openalex.org/W4230718388","https://openalex.org/W1519976071","https://openalex.org/W2002682434","https://openalex.org/W2545414197","https://openalex.org/W2133408453","https://openalex.org/W2533063779","https://openalex.org/W2140311261","https://openalex.org/W2016843712"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,46,51,72,80,144,174,190,194,201,206,210],"complete":[4],"design":[5,13,22,38,48,66,86,116,147,178],"flow":[6,67,82,148,179],"for":[7,59,139,158,169],"multiprocessor":[8],"systems-on-chips":[9],"(SoCs)":[10],"covering":[11],"the":[12,31,57,77,85,98,106,115,124,146,159,166,177,183,220],"phases":[14],"from":[15],"system-level":[16,37],"modeling":[17],"to":[18],"FPGA":[19,170],"prototyping.":[20],"The":[21,41,65,118],"of":[23,112,127,132,185,209],"complex":[24],"heterogeneous":[25],"systems":[26,128],"is":[27,43,121,180,213],"enabled":[28],"by":[29],"raising":[30],"abstraction":[32],"level":[33],"and":[34,62,83,109,156,196,217],"providing":[35],"several":[36],"automation":[39],"tools.":[40],"system":[42,99,168],"modeled":[44],"in":[45,71,101,114,182,200],"UML":[47,53],"environment":[49],"following":[50],"new":[52],"profile":[54],"that":[55,75,129],"specifies":[56],"practices":[58],"orthogonal":[60],"application":[61],"architecture":[63,94,119],"modeling.":[64],"tools":[68],"are":[69,130,135],"governed":[70],"single":[73],"framework":[74],"combines":[76],"subtools":[78],"into":[79],"seamless":[81],"visualizes":[84],"process.":[87],"Novel":[88],"features":[89],"also":[90],"include":[91],"an":[92,150],"automated":[93],"exploration":[95,120],"based":[96,122],"on":[97,123],"models":[100],"UML,":[102],"as":[103,105],"well":[104],"automatic":[107],"back":[108],"forward":[110],"annotation":[111],"information":[113],"flow.":[117],"global":[125],"optimization":[126],"composed":[131],"subsystems,":[133],"which":[134],"then":[136],"locally":[137],"optimized":[138,151],"their":[140],"particular":[141],"purposes.":[142],"As":[143,173],"result,":[145],"produces":[149],"component":[152],"allocation,":[153],"task":[154],"mapping,":[155],"scheduling":[157],"described":[160],"application.":[161],"In":[162,203],"addition,":[163],"it":[164],"implements":[165],"entire":[167],"prototyping":[171],"board.":[172],"case":[175],"study,":[176,205],"utilized":[181],"integration":[184],"state-of-the-art":[186],"technology":[187],"approaches,":[188],"including":[189],"wireless":[191],"terminal":[192,212],"architecture,":[193],"network-on-chip,":[195],"multiprocessing":[197],"utilizing":[198],"RTOS":[199],"SoC.":[202],"this":[204],"central":[207],"part":[208],"WLAN":[211],"modeled,":[214],"verified,":[215],"optimized,":[216],"prototyped":[218],"with":[219],"presented":[221],"framework.":[222]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":15},{"year":2012,"cited_by_count":14}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}