{"id":"https://openalex.org/W2164691985","doi":"https://doi.org/10.1145/1150343.1150392","title":"Single event transients in dynamic logic","display_name":"Single event transients in dynamic logic","publication_year":2006,"publication_date":"2006-08-28","ids":{"openalex":"https://openalex.org/W2164691985","doi":"https://doi.org/10.1145/1150343.1150392","mag":"2164691985"},"language":"en","primary_location":{"id":"doi:10.1145/1150343.1150392","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150392","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022015482","display_name":"Gilson Wirth","orcid":"https://orcid.org/0000-0002-4990-5113"},"institutions":[{"id":"https://openalex.org/I4210112140","display_name":"Universidade Estadual do Rio Grande do Sul","ror":"https://ror.org/01vxwy461","country_code":"BR","type":"education","lineage":["https://openalex.org/I4210112140"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Gilson I Wirth","raw_affiliation_strings":["UERGS, Gua\u00edba - RS, Brazil"],"affiliations":[{"raw_affiliation_string":"UERGS, Gua\u00edba - RS, Brazil","institution_ids":["https://openalex.org/I4210112140"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103523918","display_name":"Ivandro Ribeiro","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112140","display_name":"Universidade Estadual do Rio Grande do Sul","ror":"https://ror.org/01vxwy461","country_code":"BR","type":"education","lineage":["https://openalex.org/I4210112140"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ivandro Ribeiro","raw_affiliation_strings":["UERGS, Gua\u00edba - RS, Brazil"],"affiliations":[{"raw_affiliation_string":"UERGS, Gua\u00edba - RS, Brazil","institution_ids":["https://openalex.org/I4210112140"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111822468","display_name":"Michele G. Vieira","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112140","display_name":"Universidade Estadual do Rio Grande do Sul","ror":"https://ror.org/01vxwy461","country_code":"BR","type":"education","lineage":["https://openalex.org/I4210112140"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Michele G Vieira","raw_affiliation_strings":["UERGS, Gua\u00edba - RS, Brazil"],"affiliations":[{"raw_affiliation_string":"UERGS, Gua\u00edba - RS, Brazil","institution_ids":["https://openalex.org/I4210112140"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"F G L Kastensmidt","raw_affiliation_strings":["UFRGS, Porto Alegre - RS, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre - RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5022015482"],"corresponding_institution_ids":["https://openalex.org/I4210112140"],"apc_list":null,"apc_paid":null,"fwci":0.7522,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76030473,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"184","last_page":"189"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6880749464035034},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.6380753517150879},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6018149852752686},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5365936756134033},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5343920588493347},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5314513444900513},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.4536350667476654},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.449435830116272},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4465331435203552},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.4358314275741577},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.4223541021347046},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.42088571190834045},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3447152376174927},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.33955466747283936},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3003821074962616},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22768577933311462},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.22385472059249878},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2021128237247467},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19051656126976013},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13819453120231628},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.10774311423301697},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.08442267775535583}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6880749464035034},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.6380753517150879},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6018149852752686},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5365936756134033},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5343920588493347},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5314513444900513},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.4536350667476654},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.449435830116272},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4465331435203552},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.4358314275741577},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4223541021347046},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.42088571190834045},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3447152376174927},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.33955466747283936},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3003821074962616},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22768577933311462},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.22385472059249878},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2021128237247467},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19051656126976013},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13819453120231628},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.10774311423301697},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.08442267775535583},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1150343.1150392","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150392","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322502","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","ror":"https://ror.org/05k49za97"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1556099140","https://openalex.org/W1998349867","https://openalex.org/W2030501553","https://openalex.org/W2033346530","https://openalex.org/W2063837668","https://openalex.org/W2075765893","https://openalex.org/W2080930200","https://openalex.org/W2089244748","https://openalex.org/W2098274007","https://openalex.org/W2106771474","https://openalex.org/W2132387933","https://openalex.org/W2153130122","https://openalex.org/W2159087151","https://openalex.org/W4234314296"],"related_works":["https://openalex.org/W2622269177","https://openalex.org/W1523508240","https://openalex.org/W2102538861","https://openalex.org/W2122334461","https://openalex.org/W2165400042","https://openalex.org/W4211237868","https://openalex.org/W2100229053","https://openalex.org/W2179451952","https://openalex.org/W2172098243","https://openalex.org/W2045506892"],"abstract_inverted_index":{"Radiation":[0],"effects,":[1],"like":[2],"Single":[3,69],"Event":[4,70],"Transients":[5,71],"(SET),":[6],"are":[7,15,106],"increasingly":[8],"affecting":[9],"integrated":[10],"circuits":[11,33,88,105,167],"as":[12,190],"device":[13],"dimensions":[14,20],"scaling":[16],"down.":[17],"With":[18],"decreasing":[19],"and":[21,74,85,137,147,201],"supply":[22],"voltages,":[23],"the":[24,32,37,63,116,125,143,195],"charge":[25,56],"used":[26,159],"to":[27,36,68,110,151,165,171],"store":[28],"information":[29],"decreases,":[30],"turning":[31],"more":[34,108],"sensitive":[35,109,126],"transient":[38],"currents":[39],"generated":[40],"by":[41],"energetic":[42],"particle":[43,181],"hits.":[44],"This":[45],"is":[46,72,89,99,153,205],"particularly":[47],"important":[48],"for":[49,142],"dynamic":[50,66,84,103,128,148],"logic,":[51,129],"which":[52,186],"relies":[53],"on":[54],"proper":[55],"storage":[57],"at":[58],"circuit":[59,93,149],"nodes.In":[60],"this":[61,96],"work":[62],"sensitivity":[64,150],"of":[65,118,127,145],"logic":[67,104],"studied":[73,90],"modeled.":[75],"The":[76,155,173],"single":[77],"event":[78],"upset":[79],"(SEU)":[80],"mechanism":[81],"in":[82,160,194],"both":[83],"static":[86,113,146],"MOS":[87],"starting":[91],"from":[92],"simulation.":[94],"From":[95],"study":[97],"it":[98],"shown":[100],"that":[101],"standard":[102],"much":[107],"SET":[111,185],"than":[112],"circuits.":[114],"However,":[115],"implementation":[117],"a":[119,180,184,191],"keeper":[120],"technique":[121],"may":[122,157,187],"greatly":[123],"reduce":[124],"increasing":[130],"its":[131],"robustness":[132],"against":[133],"SET.Furthermore,":[134],"an":[135],"accurate":[136],"computationally":[138],"efficient":[139],"analytical":[140],"model":[141,156,175,200],"evaluation":[144],"SEU":[152],"presented.":[154],"be":[158,188],"early":[161],"design":[162,166],"stages,":[163],"helping":[164],"with":[168],"increased":[169],"tolerance":[170],"SET.":[172],"proposed":[174],"predicts":[176],"whether":[177],"or":[178],"not":[179],"hit":[182],"generates":[183],"interpreted":[189],"logical":[192],"signal":[193],"circuit.":[196],"Good":[197],"agreement":[198],"between":[199],"electrical":[202],"simulation":[203],"results":[204],"found.":[206]},"counts_by_year":[{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}