{"id":"https://openalex.org/W2153463721","doi":"https://doi.org/10.1145/1150343.1150390","title":"ByZFAD","display_name":"ByZFAD","publication_year":2006,"publication_date":"2006-08-28","ids":{"openalex":"https://openalex.org/W2153463721","doi":"https://doi.org/10.1145/1150343.1150390","mag":"2153463721"},"language":"en","primary_location":{"id":"doi:10.1145/1150343.1150390","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109574519","display_name":"M. Mottaghi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mohammad D. Mottaghi","raw_affiliation_strings":["University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027393329","display_name":"Ali Afzali Kusha","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Afzali Kusha","raw_affiliation_strings":["University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076974261","display_name":"Zainanabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zainanabedin Navabi","raw_affiliation_strings":["Northeastern University, Boston"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109574519"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.3761,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67940829,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"179","last_page":"183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8501439094543457},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6284641623497009},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5906680822372437},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5736168026924133},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5547126531600952},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5251098275184631},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.44958874583244324},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.303780198097229},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.11031052470207214},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09709307551383972}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8501439094543457},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6284641623497009},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5906680822372437},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5736168026924133},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5547126531600952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5251098275184631},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.44958874583244324},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.303780198097229},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.11031052470207214},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09709307551383972},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1150343.1150390","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W59454211","https://openalex.org/W1584008964","https://openalex.org/W1633471522","https://openalex.org/W1852914049","https://openalex.org/W2086850123","https://openalex.org/W2113192550","https://openalex.org/W2120472915","https://openalex.org/W2123990000","https://openalex.org/W2126636602","https://openalex.org/W2148116469","https://openalex.org/W2164941730","https://openalex.org/W2166243422","https://openalex.org/W2541274403","https://openalex.org/W4210830821","https://openalex.org/W4245338585","https://openalex.org/W4247026124","https://openalex.org/W4247167553","https://openalex.org/W6602478845","https://openalex.org/W6672149077","https://openalex.org/W6678852203","https://openalex.org/W6684017160"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W2013839957","https://openalex.org/W3196607417","https://openalex.org/W4281295723","https://openalex.org/W2494420798","https://openalex.org/W4396915211","https://openalex.org/W4250137176"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,53,92,99],"low-power":[4],"architecture":[5,20,84,90,106],"(ByZFAD":[6],"Stands":[7],"for":[8,14,91,98],"Bypass":[9],"Zero,":[10],"Feed":[11],"A":[12,43],"Directly)":[13],"shift-and-add":[15,94],"multipliers":[16],"is":[17],"proposed.":[18],"The":[19,29,96],"considerably":[21],"lowers":[22,107],"the":[23,32,35,45,48,58,64,70,73,78,82,88,104,108,118],"switching":[24,79,110],"activity":[25,80,111],"of":[26,34,37,42,57,63,72,81,87],"conventional":[27,89],"multipliers.":[28],"modifications":[30],"include":[31],"removal":[33,62],"shift":[36],"B":[38],"register,":[39],"direct":[40],"feeding":[41],"to":[44,113,117],"adder,":[46],"bypassing":[47],"adder":[49],"whenever":[50],"possible,":[51],"using":[52],"ring":[54],"counter":[55],"instead":[56],"binary":[59],"counter,":[60],"and":[61],"partial":[65],"product":[66],"shift.":[67],"To":[68],"show":[69,102],"efficiency":[71],"architecture,":[74],"we":[75],"have":[76],"compared":[77,116],"proposed":[83,105],"with":[85],"that":[86],"radix-2":[93],"multiplier.":[95],"results":[97],"32-bit":[100],"multiplier":[101],"that,":[103],"total":[109],"up":[112],"76%":[114],"when":[115],"traditional":[119],"architecture.":[120]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}