{"id":"https://openalex.org/W2130223274","doi":"https://doi.org/10.1145/1150343.1150388","title":"A cell library for low power high performance CMOS voltage-mode quaternary logic","display_name":"A cell library for low power high performance CMOS voltage-mode quaternary logic","publication_year":2006,"publication_date":"2006-08-28","ids":{"openalex":"https://openalex.org/W2130223274","doi":"https://doi.org/10.1145/1150343.1150388","mag":"2130223274"},"language":"en","primary_location":{"id":"doi:10.1145/1150343.1150388","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150388","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019376872","display_name":"Ricardo C. G. da Silva","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ricardo C. G. da Silva","raw_affiliation_strings":["UFRGS - PGMICRO, Porto Alegre, RS, Brazil","UFRGS' PGMICRO - Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"UFRGS - PGMICRO, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"UFRGS' PGMICRO - Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081430208","display_name":"H. Boudinov","orcid":"https://orcid.org/0000-0002-5110-1392"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Henri Boudinov","raw_affiliation_strings":["Instituto de F\u00edsica - UFRGS, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de F\u00edsica - UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luigi Carro","raw_affiliation_strings":["Escola de Engenharia - UFRGS, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Escola de Engenharia - UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019376872"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16699441,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"167","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6985939741134644},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6265616416931152},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5941987633705139},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5873441100120544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5869832634925842},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5698201656341553},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5546167492866516},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.5338716506958008},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5258246660232544},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5201849937438965},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4842195510864258},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.467255562543869},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.46555644273757935},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4523046314716339},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36640307307243347},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3206964135169983},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.31838375329971313},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2511831820011139}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6985939741134644},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6265616416931152},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5941987633705139},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5873441100120544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5869832634925842},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5698201656341553},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5546167492866516},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.5338716506958008},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5258246660232544},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5201849937438965},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4842195510864258},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.467255562543869},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.46555644273757935},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4523046314716339},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36640307307243347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3206964135169983},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.31838375329971313},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2511831820011139}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1150343.1150388","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150388","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1525148056","https://openalex.org/W1536305074","https://openalex.org/W1656319890","https://openalex.org/W1737517460","https://openalex.org/W1993573404","https://openalex.org/W2013471886","https://openalex.org/W2025152094","https://openalex.org/W2047582595","https://openalex.org/W2054208673","https://openalex.org/W2120550029","https://openalex.org/W2121975995","https://openalex.org/W2136100315","https://openalex.org/W2144503492","https://openalex.org/W2157024459","https://openalex.org/W2158807610"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W2965791759","https://openalex.org/W2894573466","https://openalex.org/W2169842719","https://openalex.org/W1485027372","https://openalex.org/W1889611132","https://openalex.org/W2554253794","https://openalex.org/W2108907112","https://openalex.org/W2100280798","https://openalex.org/W2539423522"],"abstract_inverted_index":{"A":[0,60],"new":[1],"method":[2],"to":[3,46,56,68],"implement":[4,57],"high":[5],"performance":[6],"and":[7,15,32,66],"low":[8,75,79],"power":[9,17],"quaternary":[10,61],"circuits":[11,34,53,83],"using":[12,90],"multi-threshold":[13],"transistors":[14],"3":[16],"supply":[18],"lines":[19],"is":[20,64],"presented":[21,36],"in":[22],"this":[23],"work.":[24],"Some":[25],"specific":[26],"basic":[27,52],"gates":[28],"like":[29],"inverter,":[30],"NMIN":[31],"NMAX":[33],"are":[35,54],"together":[37],"with":[38,77,86],"a":[39,78],"look-up":[40],"table":[41],"that":[42],"can":[43],"be":[44],"used":[45,55],"perform":[47],"any":[48],"logic":[49],"function.":[50],"These":[51],"arithmetic":[58],"circuits.":[59],"full":[62],"adder":[63],"demonstrated":[65],"compared":[67],"equivalent":[69],"binary":[70],"circuit":[71],"showing":[72],"higher":[73],"speed,":[74],"consumption":[76],"area":[80],"overhead.":[81],"The":[82],"were":[84],"simulated":[85],"the":[87],"Spice":[88],"tool":[89],"TSMC":[91],"0.18\u03bcm":[92],"technology.":[93]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}