{"id":"https://openalex.org/W2114013255","doi":"https://doi.org/10.1145/1150343.1150370","title":"Power constrained design optimization of analog circuits based on physical gm/ID characteristics","display_name":"Power constrained design optimization of analog circuits based on physical gm/ID characteristics","publication_year":2006,"publication_date":"2006-08-28","ids":{"openalex":"https://openalex.org/W2114013255","doi":"https://doi.org/10.1145/1150343.1150370","mag":"2114013255"},"language":"en","primary_location":{"id":"doi:10.1145/1150343.1150370","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150370","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://lume.ufrgs.br/bitstream/10183/271397/1/000608509.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090138108","display_name":"Alessandro Girardi","orcid":"https://orcid.org/0000-0002-0074-7855"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Alessandro Girardi","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre-RS, Brazil","Federal University of Rio Grande do Sul, Porto Alegre / RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre-RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre / RS, Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre-RS, Brazil","Federal University of Rio Grande do Sul, Porto Alegre / RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre-RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre / RS, Brazil","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090138108"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":14,"citation_normalized_percentile":{"value":0.15830807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5496311783790588},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5478626489639282},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5182595252990723},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5096688270568848},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4953829050064087},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3760465383529663},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.351107656955719},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.27981698513031006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22606870532035828},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13242098689079285}],"concepts":[{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5496311783790588},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5478626489639282},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5182595252990723},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5096688270568848},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4953829050064087},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3760465383529663},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.351107656955719},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.27981698513031006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22606870532035828},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13242098689079285},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1150343.1150370","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150370","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},{"id":"pmh:oai:www.lume.ufrgs.br:10183/271397","is_oa":true,"landing_page_url":"http://hdl.handle.net/10183/271397","pdf_url":"https://lume.ufrgs.br/bitstream/10183/271397/1/000608509.pdf","source":{"id":"https://openalex.org/S4306401468","display_name":"Lume (Universidade Federal do Rio Grande do Sul)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210097146","host_organization_name":"Hospital de Cl\u00ednicas de Porto Alegre","host_organization_lineage":["https://openalex.org/I4210097146"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"instacron:UFRGS","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:www.lume.ufrgs.br:10183/271397","is_oa":true,"landing_page_url":"http://hdl.handle.net/10183/271397","pdf_url":"https://lume.ufrgs.br/bitstream/10183/271397/1/000608509.pdf","source":{"id":"https://openalex.org/S4306401468","display_name":"Lume (Universidade Federal do Rio Grande do Sul)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210097146","host_organization_name":"Hospital de Cl\u00ednicas de Porto Alegre","host_organization_lineage":["https://openalex.org/I4210097146"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"instacron:UFRGS","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2114013255.pdf"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1994218207","https://openalex.org/W1999357165","https://openalex.org/W2024060531","https://openalex.org/W2030605379","https://openalex.org/W2039300364","https://openalex.org/W2049191787","https://openalex.org/W2102107974","https://openalex.org/W2104339053","https://openalex.org/W2106476087","https://openalex.org/W2113127220","https://openalex.org/W2114750951","https://openalex.org/W2128478674","https://openalex.org/W2140978355","https://openalex.org/W2163565880","https://openalex.org/W2164151569","https://openalex.org/W2167034725","https://openalex.org/W6632118610"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W4245336546","https://openalex.org/W181100725","https://openalex.org/W1573459484","https://openalex.org/W2102547348","https://openalex.org/W4241196849","https://openalex.org/W2375192119","https://openalex.org/W2808400556","https://openalex.org/W2125292608","https://openalex.org/W1976439278"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,20,66,117,146],"transistor":[4],"optimization":[5,22,39,58,115,132],"methodology":[6,42],"for":[7,45,73,124,142],"low-power":[8,125],"analog":[9],"integrated":[10],"CMOS":[11],"circuits,":[12],"relying":[13],"on":[14],"the":[15,32,38,55,114,131,143],"physics-based":[16],"gm/ID":[17],"characteristics":[18],"as":[19],"design":[21,52,144],"guide.":[23],"Our":[24],"custom":[25],"layout":[26],"tool":[27],"LIT":[28,48],"implements":[29],"and":[30,49,70,75,89,107],"uses":[31],"ACM":[33],"MOS":[34],"compact":[35,83],"model":[36,84],"in":[37,78,101,138],"loop.":[40],"The":[41,82,110],"is":[43,120],"implemented":[44],"automation":[46],"within":[47,116],"exploits":[50],"all":[51,79,102],"space":[53],"through":[54],"simulated":[56],"annealing":[57],"process,":[59],"providing":[60],"solutions":[61],"close":[62],"to":[63,87,90],"optimum":[64],"with":[65,135],"single":[67],"technology-dependent":[68],"curve":[69],"accurate":[71],"expressions":[72,97],"transconductance":[74],"current":[76,103],"valid":[77],"operation":[80],"regions.":[81],"itself":[85],"contributes":[86],"convergence":[88],"optimized":[91],"implementations,":[92],"since":[93],"it":[94],"has":[95],"analytic":[96],"which":[98],"are":[99],"continuous":[100],"regimes,":[104],"including":[105],"weak":[106],"moderate":[108],"inversion.":[109],"advantage":[111],"of":[112,121,145],"constraining":[113],"power":[118,140],"budget":[119],"great":[122],"importance":[123],"CMOS.":[126],"As":[127],"examples":[128],"we":[129],"show":[130],"results":[133],"obtained":[134],"LIT,":[136],"resulting":[137],"significant":[139],"savings,":[141],"two-stage":[147],"Miller":[148],"operational":[149],"amplifier.":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}