{"id":"https://openalex.org/W2119881965","doi":"https://doi.org/10.1145/1150343.1150355","title":"Asynchronous circuit design on reconfigurable devices","display_name":"Asynchronous circuit design on reconfigurable devices","publication_year":2006,"publication_date":"2006-08-28","ids":{"openalex":"https://openalex.org/W2119881965","doi":"https://doi.org/10.1145/1150343.1150355","mag":"2119881965"},"language":"en","primary_location":{"id":"doi:10.1145/1150343.1150355","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077037978","display_name":"Renato Ubiratan Reis Mocho","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"R. U. R. Mocho","raw_affiliation_strings":["PPGC, PGMICRO - UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"PPGC, PGMICRO - UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090087207","display_name":"Giovani Sartori","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"G. H. Sartori","raw_affiliation_strings":["PPGC, PGMICRO - UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"PPGC, PGMICRO - UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"R. P. Ribas","raw_affiliation_strings":["PPGC, PGMICRO - UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"PPGC, PGMICRO - UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. I. Reis","raw_affiliation_strings":["NANGATE, Smedeholm, Herlev"],"affiliations":[{"raw_affiliation_string":"NANGATE, Smedeholm, Herlev","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077037978"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":1.1283,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80044149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"20","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8165132999420166},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7444397807121277},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7200446128845215},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7113696336746216},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6630174517631531},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.624833345413208},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.5791858434677124},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5667371153831482},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5525858998298645},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5089852809906006},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.48721641302108765},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4813702702522278},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.47867852449417114},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46267908811569214},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40631940960884094},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36894577741622925},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2123897671699524},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.19880500435829163},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1674751341342926},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1268194615840912},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08658695220947266},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07163015007972717}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8165132999420166},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7444397807121277},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7200446128845215},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7113696336746216},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6630174517631531},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.624833345413208},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.5791858434677124},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5667371153831482},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5525858998298645},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5089852809906006},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.48721641302108765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4813702702522278},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.47867852449417114},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46267908811569214},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40631940960884094},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36894577741622925},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2123897671699524},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.19880500435829163},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1674751341342926},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1268194615840912},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08658695220947266},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07163015007972717},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1150343.1150355","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.422.581","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.422.581","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.cecs.pdx.edu/~mperkows/CLASS_573/febr-2007/p20-mocho.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1514480347","https://openalex.org/W1528486370","https://openalex.org/W1726603752","https://openalex.org/W1853963567","https://openalex.org/W2024688528","https://openalex.org/W2097133343","https://openalex.org/W2106544044","https://openalex.org/W2117299791","https://openalex.org/W2123222669","https://openalex.org/W2128723913","https://openalex.org/W2130846488","https://openalex.org/W2146127897","https://openalex.org/W2150872535","https://openalex.org/W2163232970","https://openalex.org/W2163916557","https://openalex.org/W2487142227","https://openalex.org/W6630761995","https://openalex.org/W6631756467","https://openalex.org/W6639015747"],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W1528933814","https://openalex.org/W2376859467","https://openalex.org/W3117015220","https://openalex.org/W1904803855","https://openalex.org/W3022525969","https://openalex.org/W2014165129","https://openalex.org/W2466591189","https://openalex.org/W4389045693","https://openalex.org/W2357619016"],"abstract_inverted_index":{"This":[0,88],"paper":[1],"presents":[2],"the":[3,20,46,55,62,73,78,93,97,101,106],"design":[4,14],"of":[5,22,64,80,84,96],"asynchronous":[6,65,124],"circuits":[7,47,66],"on":[8,48],"synchronous":[9],"FPGAs":[10],"and":[11,26,53,100,110],"CPLDs.":[12],"Different":[13],"styles":[15],"have":[16],"been":[17,41,68],"investigated":[18],"through":[19],"implementation":[21],"dual-rail":[23],"full":[24],"adders":[25],"ripple":[27],"carry":[28],"adders,":[29],"as":[30,32],"well":[31],"self-timed":[33],"ring":[34],"based":[35],"applications.":[36],"The":[37],"comparison":[38],"analysis":[39],"has":[40,67],"carried":[42],"out":[43],"by":[44,59,105],"prototyping":[45],"standard":[49],"programmable":[50,98],"logic":[51,102],"devices,":[52,72],"using":[54],"development":[56,107],"tools":[57],"provided":[58],"vendors.":[60],"Although":[61],"feasibility":[63],"demonstrated":[69],"in":[70],"such":[71,81],"experimental":[74],"results":[75],"clearly":[76],"show":[77],"inefficiency":[79],"a":[82,118],"kind":[83],"digital":[85],"system":[86],"implementation.":[87],"is":[89],"mainly":[90],"due":[91],"to":[92,123],"architecture":[94,121],"characteristics":[95],"devices":[99],"synthesis":[103],"realized":[104],"environments.":[108],"Remarks":[109],"suggestions":[111],"are":[112],"derived":[113],"from":[114],"this":[115],"study":[116],"for":[117],"new":[119],"FPGA":[120],"devoted":[122],"design.":[125]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}