{"id":"https://openalex.org/W2147654546","doi":"https://doi.org/10.1145/1150343.1150344","title":"The re-definition of low power design for HPC","display_name":"The re-definition of low power design for HPC","publication_year":2006,"publication_date":"2006-08-28","ids":{"openalex":"https://openalex.org/W2147654546","doi":"https://doi.org/10.1145/1150343.1150344","mag":"2147654546"},"language":"en","primary_location":{"id":"doi:10.1145/1150343.1150344","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037848636","display_name":"Reiner W. Hartenstein","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Reiner Hartenstein","raw_affiliation_strings":["Kaiserslautern University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Kaiserslautern University of Technology, Germany","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037848636"],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":0.2787,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58224764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7355203032493591},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.719218373298645},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.713005006313324},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6405813694000244},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5446996688842773},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5356575846672058},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5352848768234253},{"id":"https://openalex.org/keywords/obstacle","display_name":"Obstacle","score":0.4768489599227905},{"id":"https://openalex.org/keywords/electricity","display_name":"Electricity","score":0.4508967399597168},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.44128313660621643},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43551933765411377},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42322126030921936},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3229827284812927},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29839593172073364},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.16074880957603455},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1558692455291748}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7355203032493591},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.719218373298645},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.713005006313324},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6405813694000244},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5446996688842773},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5356575846672058},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5352848768234253},{"id":"https://openalex.org/C2776650193","wikidata":"https://www.wikidata.org/wiki/Q264661","display_name":"Obstacle","level":2,"score":0.4768489599227905},{"id":"https://openalex.org/C206658404","wikidata":"https://www.wikidata.org/wiki/Q12725","display_name":"Electricity","level":2,"score":0.4508967399597168},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.44128313660621643},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43551933765411377},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42322126030921936},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3229827284812927},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29839593172073364},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.16074880957603455},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1558692455291748},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1150343.1150344","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1150343.1150344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th annual symposium on Integrated circuits and systems design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2595172197","https://openalex.org/W2084856301","https://openalex.org/W2127970246","https://openalex.org/W2885125400","https://openalex.org/W1989889224","https://openalex.org/W4382618745","https://openalex.org/W1973775000","https://openalex.org/W2748922771","https://openalex.org/W1987128138","https://openalex.org/W1970479385"],"abstract_inverted_index":{"Low":[0],"Power":[1],"Digital":[2],"System":[3],"Design":[4],"has":[5,40,76],"to":[6,13,20,36,65,78,90,119,153,209,252],"be":[7,136],"re-defined.":[8],"Clever":[9],"circuit":[10,145],"level":[11,146],"concepts":[12],"reduce":[14],"leakage":[15],"current":[16],"effects":[17],"etc.":[18],"and":[19,175,263],"get":[21],"along":[22,228],"with":[23,229,250],"a":[24,140,155,166,241],"tiny":[25],"battery":[26],"have":[27,100,152,165],"become":[28,41],"lower-ranking.":[29],"Slashing":[30,235],"the":[31,42,70,87,103,107,112,117,127,149,159,189,199,206,212,221,236,260],"electricity":[32,62,237],"bill":[33,63,110,238],"by":[34,122,139,181,268],"up":[35,251],"millions":[37],"of":[38,73,144,184,220,232,244,255],"dollars":[39],"key":[43],"issue":[44],"-":[45],"not":[46,85],"only":[47,138],"in":[48],"High":[49],"Performance":[50],"Computing":[51,161,201],"(HPC),":[52],"e.":[53],"g.":[54],"also":[55,258],"for":[56,92,131,217],"server":[57],"farms":[58],"(for":[59],"instance,":[60],"Google's":[61],"amounts":[64],"about":[66],"50":[67],"million":[68],"US-$/year).Increasing":[69],"clock":[71,169],"frequency":[72],"single-core":[74],"microprocessors":[75],"come":[77],"an":[79],"end.":[80],"Multi-core":[81],"microprocessor":[82],"chips":[83],"are":[84,171,173],"really":[86],"promising":[88],"way":[89,118],"go":[91],"very":[93],"high":[94],"performance":[95],"(vHPC).":[96],"This":[97,133],"lesson":[98],"we":[99,151],"learnt":[101],"from":[102,211],"supercomputing":[104],"crisis,":[105],"where":[106],"electric":[108],"power":[109],"is":[111,180,193,196,205,239],"most":[113],"important":[114],"obstacle":[115],"on":[116,198],"obtain":[120],"Petaflops":[121],"monstrous":[123],"architectures":[124],"having":[125,247],"followed":[126],"wrong":[128],"road":[129,191],"map":[130,192],"decades.":[132],"problem":[134],"can":[135],"solved":[137],"paradigm":[141,215],"shift":[142],"instead":[143],"issues.":[147],"For":[148],"solution":[150],"take":[154],"second":[156],"look":[157],"onto":[158],"Reconfigurable":[160,200],"Paradox.":[162],"Although":[163],"FPGAs":[164],"substantially":[167],"lower":[168],"frequency,":[170],"power-hungry,":[172],"expensive,":[174],"their":[176],"effective":[177],"integration":[178],"density":[179],"4":[182,253],"orders":[183,254],"magnitude":[185],"behind":[186],"Moore's":[187],"law,":[188],"new":[190],"FPGA-based,":[194],"it":[195],"based":[197],"Paradigm.":[202],"Software-to-Configware":[203],"migration":[204],"silver":[207],"bullet":[208],"escape":[210],"von":[213],"Neumann":[214],"trap":[216],"getting":[218],"rid":[219],"exponentially":[222],"growing":[223],"massive":[224],"bottleneck":[225],"problems":[226],"coming":[227],"traditional":[230],"forms":[231],"increasing":[233],"parallelism.":[234],"just":[240],"side":[242],"effect":[243],"speedup":[245],"factors":[246],"been":[248],"published":[249],"magnitude.The":[256],"talk":[257],"explains":[259],"fundamental":[261],"issues":[262],"bashes":[264],"educational":[265],"deficits":[266],"cemented":[267],"newest":[269],"CS-":[270],"related":[271],"ACM/IEEE-CS/AIS":[272],"curriculum":[273],"recommendations.":[274]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}