{"id":"https://openalex.org/W2024637497","doi":"https://doi.org/10.1145/1148109.1148165","title":"Chip-level integration","display_name":"Chip-level integration","publication_year":2006,"publication_date":"2006-07-30","ids":{"openalex":"https://openalex.org/W2024637497","doi":"https://doi.org/10.1145/1148109.1148165","mag":"2024637497"},"language":"en","primary_location":{"id":"doi:10.1145/1148109.1148165","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1148109.1148165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108514955","display_name":"Jaime H. Moreno","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jaime H. Moreno","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY","IBM Thomas J. Watson Research Center Yorktown Heights, NY#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM Thomas J. Watson Research Center Yorktown Heights, NY#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108514955"],"corresponding_institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"328","last_page":"328"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7573816776275635},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6879570484161377},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.5993055701255798},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5900483727455139},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5385170578956604},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5326527953147888},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5151623487472534},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5021913051605225},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4380422830581665},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4234945774078369},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3245660662651062},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21960067749023438},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19926542043685913},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13085344433784485}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7573816776275635},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6879570484161377},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.5993055701255798},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5900483727455139},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5385170578956604},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5326527953147888},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5151623487472534},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5021913051605225},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4380422830581665},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4234945774078369},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3245660662651062},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21960067749023438},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19926542043685913},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13085344433784485},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1148109.1148165","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1148109.1148165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3126131865","https://openalex.org/W4253186488","https://openalex.org/W2044344400","https://openalex.org/W1996938127","https://openalex.org/W2083611981","https://openalex.org/W2072507639","https://openalex.org/W1970479385","https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W2940837694"],"abstract_inverted_index":{"Technology":[0],"trends":[1,362,382],"in":[2,25,36,49,61,75,86,160,176,193,240,265,319,363,376,394,424,441,460,468,484,500,504],"recent":[3,51,432],"years":[4],"have":[5],"led":[6],"to":[7,16,46,56,127,173,185,322,342,399,495],"the":[8,29,50,76,97,100,118,128,132,137,144,148,167,171,183,202,206,213,232,274,278,299,306,323,326,347,352,361,364,387,391,397,417,471,485,497],"transition":[9],"from":[10,39,43,117,158],"chips":[11,17],"containing":[12,18],"one":[13],"microprocessor":[14,80],"core":[15],"multiple":[19,104],"cores.":[20,276],"This":[21,109],"transition,":[22],"first":[23],"illustrated":[24,429],"server":[26],"systems":[27,64,339],"by":[28,313,346],"IBM":[30,52],"Power4":[31],"microprocessor,":[32,54],"is":[33,83,112,229,295],"currently":[34],"visible":[35,85],"designs":[37],"ranging":[38],"dual-core":[40],"desktop":[41],"processors":[42],"different":[44,157,219,227],"manufacturers,":[45],"nine":[47],"cores":[48,60,105,150,210,224,246],"Cell":[53],"up":[55,126],"over":[57],"a":[58,92,107,177,332],"hundred":[59],"various":[62],"specialized":[63,285],"(such":[65],"as":[66,147,180,288,465,467],"network":[67],"processing":[68,245],"or":[69,244],"Java":[70],"processing).":[71],"The":[72,380,420,451],"next":[73],"step":[74],"evolution":[77,307,365],"of":[78,91,103,139,195,208,234,267,298,308,336,366,462,470,487],"multi-core":[79,454],"architectures,":[81,396],"which":[82,445],"already":[84],"some":[87,431],"processor":[88,122,149,203,275],"designs,":[89],"consists":[90],"more":[93,385],"extensive":[94],"integration":[95,111,138,165,207,233,368],"at":[96,114,316,416],"chip-level,":[98],"beyond":[99],"straight-forward":[101],"aggregation":[102],"on":[106,143],"chip.":[108],"enhanced":[110],"present":[113],"all":[115,317],"levels,":[116,318],"CMOS":[119,174,181],"technology":[120,133],"through":[121,351],"architecture":[123,204,217],"and":[124,199,222,338,407,409],"microarchitecture,":[125],"on-chip":[129,279],"system":[130,280],"software.At":[131],"level,":[134,205,282],"for":[135,169,247,284,369,389,448,478],"example,":[136],"embedded":[140],"DRAM":[141],"(eDRAM)":[142],"same":[145,214],"chip":[146,300,418],"creates":[151],"new":[152,262,268,334,458],"design":[153],"points":[154],"that":[155,237,359,422,474],"are":[156,190,238,304,328,340,356,372,436,475],"those":[159,402],"SRAM-based":[161],"designs.":[162],"Similarly,":[163],"three-dimensional":[164],"offers":[166],"potential":[168],"becoming":[170,296,502],"successor":[172,184],"technology,":[175,187],"similar":[178,191],"manner":[179],"was":[182],"bipolar":[186],"since":[188],"there":[189,355,371,435],"tradeoffs":[192,393,403],"terms":[194,266,461,469],"power":[196,255,293],"consumption,":[197],"performance":[198,220],"density.":[200],"At":[201,277],"asymmetric":[209],"(cores":[211,225],"with":[212,226,231,430],"instruction":[215],"set":[216],"but":[218],"characteristics)":[221],"heterogeneous":[223],"functionality)":[228],"complemented":[230],"supporting":[235],"functions":[236],"increasing":[239,498],"their":[241,463,479],"functionality":[242,263,501],"(logic":[243],"communications,":[248],"direct":[249,320],"memory":[250],"access,":[251],"data":[252],"compression,":[253],"security,":[254],"management,":[256,294],"reconfigurable":[257],"logic,":[258],"etc.).":[259],"In":[260],"addition,":[261],"expressed":[264],"instructions":[269],"continues":[270],"being":[271],"architected":[272],"into":[273,310],"software":[281],"support":[283,360],"features":[286],"such":[287,378],"virtualization,":[289],"dynamic":[290],"execution":[291],"environments,":[292],"part":[297],"architecture.":[301],"These":[302],"innovations":[303,327,412],"enabling":[305],"microprocessors":[309,456],"\"application-optimized":[311],"systems\"":[312],"leveraging":[314],"modularity":[315],"correlation":[321],"levels":[324],"where":[325],"taking":[329],"place.":[330],"As":[331],"result,":[333],"classes":[335],"applications":[337],"expected":[341],"emerge,":[343],"made":[344],"possible":[345],"significant":[348],"gains":[349],"achieved":[350],"chip-level":[353,367,395,453,505],"integration.While":[354],"many":[357,374,438],"reasons":[358],"microprocessors,":[370],"also":[373],"challenges":[375,421],"pursuing":[377],"objectives.":[379],"current":[381],"make":[383],"ever":[384],"important":[386],"need":[388,398],"identifying":[390],"emerging":[392,443],"determine":[400],"how":[401,410],"can":[404,413,427],"be":[405,414,428,493],"investigated":[406],"evaluated,":[408],"proposed":[411],"incorporated":[415],"level.":[419],"exist":[423],"this":[425,442],"front":[426],"examples,":[433],"yet":[434],"still":[437],"opportunities":[439],"available":[440,503],"area":[444],"appears":[446],"ready":[447],"further":[449],"innovation.":[450],"resulting":[452],"(parallel)":[455],"create":[457],"challenges/opportunities":[459],"programmability":[464],"well":[466],"parallel":[472,488],"algorithms":[473,489],"best":[476],"suited":[477],"exploitation.":[480],"Traditional":[481],"techniques":[482],"used":[483],"development":[486],"might":[490],"no":[491],"longer":[492],"sufficient":[494],"leverage":[496],"heterogeneity":[499],"multiprocessors.":[506]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}