{"id":"https://openalex.org/W2072448470","doi":"https://doi.org/10.1145/1148109.1148126","title":"Why Intel is designing multi-core processors","display_name":"Why Intel is designing multi-core processors","publication_year":2006,"publication_date":"2006-07-30","ids":{"openalex":"https://openalex.org/W2072448470","doi":"https://doi.org/10.1145/1148109.1148126","mag":"2072448470"},"language":"en","primary_location":{"id":"doi:10.1145/1148109.1148126","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1148109.1148126","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040159348","display_name":"Geoff Lowney","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Geoff Lowney","raw_affiliation_strings":["Intel Corporation, Hudson, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hudson, MA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5040159348"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.8927,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.69751944,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"113","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9524000287055969,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9391999840736389,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7865896821022034},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.6806464791297913},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6770747900009155},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.6707110404968262},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.511218786239624},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4422930181026459},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3869738280773163},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33584481477737427},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10283824801445007}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7865896821022034},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.6806464791297913},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6770747900009155},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.6707110404968262},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.511218786239624},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4422930181026459},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3869738280773163},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33584481477737427},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10283824801445007}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1148109.1148126","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1148109.1148126","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2079303253","https://openalex.org/W2104702637","https://openalex.org/W4248099758","https://openalex.org/W2979015021","https://openalex.org/W3023876411"],"abstract_inverted_index":{"Intel":[0],"has":[1],"announced":[2],"that":[3],"most":[4],"of":[5],"its":[6],"future":[7],"processors":[8,29],"will":[9,18],"contain":[10],"more":[11],"than":[12],"one":[13],"execution":[14],"core.":[15],"This":[16],"talk":[17],"explain":[19],"the":[20],"rationale":[21],"for":[22],"this":[23],"decision":[24],"and":[25],"discuss":[26],"why":[27],"multi-core":[28],"deliver":[30],"energy-efficient":[31],"performance.":[32]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}