{"id":"https://openalex.org/W2131455361","doi":"https://doi.org/10.1145/1147349.1147357","title":"An efficient synchronization technique for multiprocessor systems on-chip","display_name":"An efficient synchronization technique for multiprocessor systems on-chip","publication_year":2005,"publication_date":"2005-09-17","ids":{"openalex":"https://openalex.org/W2131455361","doi":"https://doi.org/10.1145/1147349.1147357","mag":"2131455361"},"language":"en","primary_location":{"id":"doi:10.1145/1147349.1147357","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1147349.1147357","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038294114","display_name":"Matteo Monchiero","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Matteo Monchiero","raw_affiliation_strings":["Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Silvano","raw_affiliation_strings":["Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111373927","display_name":"Oreste Villa","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Oreste Villa","raw_affiliation_strings":["Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038294114"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":1.6415,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.86987738,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"34","issue":"1","first_page":"33","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7796087265014648},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.7363189458847046},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6872486472129822},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6184951066970825},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6136621236801147},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5816361308097839},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5406027436256409},{"id":"https://openalex.org/keywords/data-synchronization","display_name":"Data synchronization","score":0.5310049057006836},{"id":"https://openalex.org/keywords/polling","display_name":"Polling","score":0.5082582831382751},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4991157054901123},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.41820698976516724},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4160251319408417},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32273542881011963},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23397821187973022},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1971909999847412},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12285619974136353},{"id":"https://openalex.org/keywords/wireless-sensor-network","display_name":"Wireless sensor network","score":0.10011538863182068}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7796087265014648},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.7363189458847046},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6872486472129822},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6184951066970825},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6136621236801147},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5816361308097839},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5406027436256409},{"id":"https://openalex.org/C108734733","wikidata":"https://www.wikidata.org/wiki/Q1172333","display_name":"Data synchronization","level":3,"score":0.5310049057006836},{"id":"https://openalex.org/C204854418","wikidata":"https://www.wikidata.org/wiki/Q1362921","display_name":"Polling","level":2,"score":0.5082582831382751},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4991157054901123},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.41820698976516724},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4160251319408417},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32273542881011963},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23397821187973022},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1971909999847412},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12285619974136353},{"id":"https://openalex.org/C24590314","wikidata":"https://www.wikidata.org/wiki/Q336038","display_name":"Wireless sensor network","level":2,"score":0.10011538863182068},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1147349.1147357","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1147349.1147357","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.462.1046","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.462.1046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://home.deib.polimi.it/silvano/Paperi_IEEE/MEDEA_WS_2005.pdf","raw_type":"text"},{"id":"pmh:oai:re.public.polimi.it:11311/254361","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/254361","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1582835330","https://openalex.org/W1902394610","https://openalex.org/W1999641655","https://openalex.org/W2001738739","https://openalex.org/W2022740893","https://openalex.org/W2029601347","https://openalex.org/W2052839611","https://openalex.org/W2069278684","https://openalex.org/W2106653867","https://openalex.org/W2116182251","https://openalex.org/W2123184444","https://openalex.org/W2136401761","https://openalex.org/W2145021036","https://openalex.org/W2145163878","https://openalex.org/W2148954445","https://openalex.org/W2153368178","https://openalex.org/W2158391679","https://openalex.org/W2160642395","https://openalex.org/W2161767397","https://openalex.org/W2167240608","https://openalex.org/W2168291305","https://openalex.org/W2982729536","https://openalex.org/W7046094720"],"related_works":["https://openalex.org/W4393179257","https://openalex.org/W4205624458","https://openalex.org/W2987499578","https://openalex.org/W2076641224","https://openalex.org/W2462076241","https://openalex.org/W4230797417","https://openalex.org/W2520291760","https://openalex.org/W2391376741","https://openalex.org/W1976459683","https://openalex.org/W1990482322"],"abstract_inverted_index":{"This":[0],"paper":[1],"explores":[2],"optimization":[3],"techniques":[4],"of":[5,25,42,51,133,146,153],"the":[6,23,26,40,48,64,73,76,84,88,112,131,134,144,147,151],"synchronization":[7,32,44,128,135],"mechanisms":[8],"for":[9],"MPSoCs":[10],"based":[11,38,129],"on":[12,39,130],"complex":[13],"interconnect":[14],"(Network-on-Chip),":[15],"targeted":[16],"at":[17],"future":[18],"mobile":[19],"systems.":[20],"We":[21,66],"suggest":[22],"architecture":[24],"memory":[27,74],"controller":[28],"optimized":[29],"to":[30,117,127],"minimize":[31],"overhead.":[33],"The":[34],"proposed":[35,113,148],"solution":[36,114],"is":[37],"idea":[41],"performing":[43],"operations":[45],"which":[46,71,80],"require":[47],"continuous":[49],"polling":[50],"a":[52,68,99],"shared":[53],"variable,":[54],"thus":[55],"featuring":[56],"large":[57],"contention":[58],"(e.g.":[59],"spin":[60],"locks),":[61],"locally":[62],"in":[63],"memory.":[65],"introduce":[67],"HW":[69],"module,":[70],"augments":[72],"controller,":[75],"Synchronization-operation":[77],"Buffer":[78],"(SB),":[79],"queues":[81],"and":[82,121,137],"manages":[83],"requests":[85],"issued":[86],"by":[87,96],"processors.":[89],"Experimental":[90],"validation":[91],"has":[92],"been":[93],"carried":[94],"out":[95],"using":[97],"GRAPES,":[98],"cycle-accurate":[100],"performance/power":[101],"simulation":[102],"platform.":[103],"For":[104],"an":[105],"8-processor":[106],"target":[107],"architecture,":[108],"we":[109,142],"show":[110],"that":[111],"achieves":[115],"up":[116],"40%":[118],"performance":[119],"improvement":[120],"25%":[122],"energy":[123],"saving":[124],"with":[125],"respect":[126],"caching":[132],"variables":[136],"directory-based":[138],"coherency":[139],"protocol.":[140],"Furthermore,":[141],"prove":[143],"scalability":[145],"approach":[149],"when":[150],"number":[152],"processors":[154],"increases.":[155]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}