{"id":"https://openalex.org/W2074030825","doi":"https://doi.org/10.1145/1147349.1147354","title":"Data trace cache","display_name":"Data trace cache","publication_year":2005,"publication_date":"2005-09-17","ids":{"openalex":"https://openalex.org/W2074030825","doi":"https://doi.org/10.1145/1147349.1147354","mag":"2074030825"},"language":"en","primary_location":{"id":"doi:10.1145/1147349.1147354","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1147349.1147354","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064457733","display_name":"S. Ramaswamy","orcid":"https://orcid.org/0000-0002-6709-190X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Subramanian Ramaswamy","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, Georgia","Georgia Institute of Technology , Atlanta, Georgia"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, Georgia","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology , Atlanta, Georgia","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006326217","display_name":"Jaswanth Sreeram","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaswanth Sreeram","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, Georgia","Georgia Institute of Technology , Atlanta, Georgia"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, Georgia","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology , Atlanta, Georgia","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111855694","display_name":"Sudhakar Yalamanchili","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Yalamanchili","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, Georgia","Georgia Institute of Technology , Atlanta, Georgia"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, Georgia","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology , Atlanta, Georgia","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061421817","display_name":"Krishna V. Palem","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishna V. Palem","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, Georgia","Georgia Institute of Technology , Atlanta, Georgia"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, Georgia","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology , Atlanta, Georgia","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5064457733"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57759354,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"34","issue":"1","first_page":"11","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8524978160858154},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5612803101539612},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5154153108596802},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.47676926851272583},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.46467477083206177},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4559292793273926},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4434375464916229},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4317973256111145},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42843097448349},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.41615766286849976},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.39845216274261475},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.37352806329727173},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.36043477058410645},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28246283531188965},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24127861857414246},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.23103004693984985}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8524978160858154},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5612803101539612},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5154153108596802},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.47676926851272583},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.46467477083206177},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4559292793273926},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4434375464916229},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4317973256111145},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42843097448349},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.41615766286849976},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.39845216274261475},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.37352806329727173},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.36043477058410645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28246283531188965},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24127861857414246},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.23103004693984985},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1147349.1147354","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1147349.1147354","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1522128341","https://openalex.org/W1960771887","https://openalex.org/W2022106793","https://openalex.org/W2062652918","https://openalex.org/W2072853307","https://openalex.org/W2099958604","https://openalex.org/W2116730320","https://openalex.org/W2131574356","https://openalex.org/W2140573832","https://openalex.org/W2142368155","https://openalex.org/W2149811293","https://openalex.org/W2158493627","https://openalex.org/W2159344488","https://openalex.org/W2546326341","https://openalex.org/W3006615558","https://openalex.org/W3142489993","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W2161101294","https://openalex.org/W2026179701","https://openalex.org/W2108638805","https://openalex.org/W2148571123","https://openalex.org/W2793052975","https://openalex.org/W1994369542","https://openalex.org/W2045376849","https://openalex.org/W2148865405","https://openalex.org/W4380881125"],"abstract_inverted_index":{"Benefits":[0],"of":[1,22,37,76,90,111,130,144,161,183,201],"advances":[2],"in":[3,115,146,196,209,214,220],"processor":[4],"technology":[5],"have":[6,31,119],"long":[7],"been":[8,32],"held":[9],"hostage":[10],"to":[11,127,140,165,169,176],"the":[12,23,43,70,74,88,112,142,158,199],"widening":[13],"processor-memory":[14],"gap.":[15],"Off-chip":[16],"memory":[17,45,49,71,79,83,113,131,222],"access":[18,46,84],"latency":[19,85],"is":[20],"one":[21],"most":[24],"critical":[25],"parameters":[26],"limiting":[27],"system":[28],"performance.":[29],"Caches":[30],"used":[33],"as":[34,65,174],"a":[35,108,125,135,177,181],"way":[36],"alleviating":[38],"this":[39],"problem":[40],"by":[41,86],"reducing":[42],"average":[44,82],"latency.":[47],"The":[48],"bottleneck":[50,72],"assumes":[51],"greater":[52],"significance":[53],"for":[54,107,167,180,185],"high":[55,60],"performance":[56],"computer":[57],"architectures":[58],"with":[59,73,198],"data":[61,95,102,136,148,153,172],"throughput":[62],"requirements":[63],"such":[64],"network":[66],"processors.This":[67],"paper":[68],"addresses":[69],"goal":[75],"minimizing":[77],"off-chip":[78,221],"demand":[80],"and":[81,133,206],"proposing":[87],"use":[89],"small":[91,186,212],"application":[92],"specific":[93],"compiler-visible":[94],"trace":[96,129,137,154],"caches.":[97],"We":[98,118],"focus":[99],"on":[100],"tree":[101,122,171],"structures":[103,173],"which":[104],"are":[105,195],"responsible":[106],"significant":[109],"component":[110],"traffic":[114],"several":[116],"applications.":[117],"observed":[120],"that":[121,152,210],"accesses":[123,168],"create":[124],"simple":[126],"characterize":[128],"references":[132],"propose":[134],"cache":[138,179,187],"design":[139],"exploit":[141],"locality":[143],"reference":[145],"these":[147],"traces.Our":[149],"study":[150],"reveals":[151],"caches":[155,194],"can":[156,216],"reduce":[157],"total":[159],"number":[160],"misses":[162],"from":[163],"7%":[164],"53%":[166],"rooted":[170],"compared":[175],"conventional":[178],"variety":[182],"applications":[184],"sizes":[188],"(256":[189],"-":[190],"1024":[191],"bytes).":[192],"Such":[193],"keeping":[197],"philosophy":[200],"victim":[202],"caches,":[203],"stream":[204],"buffers,":[205],"pre-fetch":[207],"buffers":[208],"relatively":[211],"investments":[213],"silicon":[215],"realize":[217],"substantive":[218],"reduction":[219],"bandwidth":[223],"demand.":[224]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}