{"id":"https://openalex.org/W2071939885","doi":"https://doi.org/10.1145/1147349.1147350","title":"Inthreads","display_name":"Inthreads","publication_year":2006,"publication_date":"2006-03-01","ids":{"openalex":"https://openalex.org/W2071939885","doi":"https://doi.org/10.1145/1147349.1147350","mag":"2071939885"},"language":"en","primary_location":{"id":"doi:10.1145/1147349.1147350","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1147349.1147350","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113703337","display_name":"Alex Gontmakher","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alex Gontmakher","raw_affiliation_strings":["Technion"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technion","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090998564","display_name":"Assaf Schuster","orcid":"https://orcid.org/0000-0002-3311-6937"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Assaf Schuster","raw_affiliation_strings":["Technion"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technion","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089135250","display_name":"Avi Mendelson","orcid":"https://orcid.org/0000-0003-4274-6866"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Avi Mendelson","raw_affiliation_strings":["Intel","Intel#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2808,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55069912,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"1","first_page":"77","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8346577882766724},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8256838917732239},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5861724019050598},{"id":"https://openalex.org/keywords/automatic-parallelization","display_name":"Automatic parallelization","score":0.5455280542373657},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4190223813056946},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25789517164230347},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.10316029191017151}],"concepts":[{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8346577882766724},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8256838917732239},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5861724019050598},{"id":"https://openalex.org/C164833996","wikidata":"https://www.wikidata.org/wiki/Q2323839","display_name":"Automatic parallelization","level":3,"score":0.5455280542373657},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4190223813056946},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25789517164230347},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.10316029191017151}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1147349.1147350","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1147349.1147350","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1569032152","https://openalex.org/W2117285153","https://openalex.org/W2120230074","https://openalex.org/W2160401437","https://openalex.org/W4249006057"],"related_works":["https://openalex.org/W2555203579","https://openalex.org/W2023505575","https://openalex.org/W1842571235","https://openalex.org/W2994999011","https://openalex.org/W2972968888","https://openalex.org/W3024114208","https://openalex.org/W1985416522","https://openalex.org/W2911340114","https://openalex.org/W1595672120","https://openalex.org/W4230999561"],"abstract_inverted_index":{"We":[0],"present":[1],"Inthreads":[2],",":[3],"a":[4,31,34],"computational":[5],"model":[6],"aimed":[7],"at":[8,30],"medium-level":[9],"parallelism.":[10],"The":[11],"threads":[12],"in":[13,44],"our":[14],"model,":[15],"based":[16],"on":[17],"shared":[18],"architectural":[19],"registers":[20],"and":[21,59],"having":[22],"extremely":[23],"low":[24],"overheads,":[25],"are":[26],"useful":[27],"for":[28,52],"parallelization":[29,38],"level":[32],"of":[33,46,57],"single":[35],"function":[36],"call.Inthreads":[37],"provides":[39],"significant":[40],"speedups,":[41],"from":[42],"35%":[43],"case":[45],"well-behaved":[47],"programs":[48],"to":[49],"over":[50],"3.5x":[51],"benchmarks":[53],"with":[54],"problematic":[55],"patterns":[56],"branches":[58],"memory":[60],"accesses.":[61]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2016-06-24T00:00:00"}