{"id":"https://openalex.org/W2172121474","doi":"https://doi.org/10.1145/1146909.1147178","title":"Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification","display_name":"Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2172121474","doi":"https://doi.org/10.1145/1146909.1147178","mag":"2172121474"},"language":"en","primary_location":{"id":"doi:10.1145/1146909.1147178","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1147178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation - DAC '06","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014435402","display_name":"Xiushan Feng","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Xiushan Feng","raw_affiliation_strings":["University of British Columbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050411743","display_name":"Alan J. Hu","orcid":"https://orcid.org/0000-0002-4276-0169"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Alan J. Hu","raw_affiliation_strings":["University of British Columbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1063","last_page":"1063"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7063506841659546},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6367484927177429},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.5580692291259766},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5548570156097412},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5171722769737244},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5061621069908142},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4864184856414795},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.42292213439941406},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4219132661819458},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3902824819087982},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3850191831588745},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3342137336730957},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.32066962122917175},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28004783391952515},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21765679121017456},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18484726548194885},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.15672466158866882},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.14854753017425537}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7063506841659546},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6367484927177429},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.5580692291259766},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5548570156097412},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5171722769737244},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5061621069908142},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4864184856414795},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.42292213439941406},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4219132661819458},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3902824819087982},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3850191831588745},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3342137336730957},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.32066962122917175},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28004783391952515},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21765679121017456},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18484726548194885},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15672466158866882},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.14854753017425537}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1146909.1147178","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1147178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation - DAC '06","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.71.9018","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.71.9018","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.ubc.ca/spider/ajh/mypapers/2006FH.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.73.4560","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.73.4560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.ubc.ca/~xsfeng/papers/dac06hlrtl.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W129880873","https://openalex.org/W1485597611","https://openalex.org/W1511688816","https://openalex.org/W1513012091","https://openalex.org/W1822320350","https://openalex.org/W1837817108","https://openalex.org/W1977902681","https://openalex.org/W1988994727","https://openalex.org/W1997960810","https://openalex.org/W2069560114","https://openalex.org/W2080267935","https://openalex.org/W2105715355","https://openalex.org/W2114067856","https://openalex.org/W2117930267","https://openalex.org/W2128513456","https://openalex.org/W2137035823","https://openalex.org/W2137558955","https://openalex.org/W2147499182","https://openalex.org/W2149378379","https://openalex.org/W2161280291"],"related_works":["https://openalex.org/W2152752131","https://openalex.org/W2363848182","https://openalex.org/W2105710452","https://openalex.org/W2106507440","https://openalex.org/W2122355433","https://openalex.org/W2162615969","https://openalex.org/W113732979","https://openalex.org/W1547517160","https://openalex.org/W2060070465","https://openalex.org/W1483297389"],"abstract_inverted_index":{"Ever-growing":[0],"complexity":[1,110],"is":[2,42,47,81,125],"forcing":[3],"design":[4],"to":[5,48,82],"move":[6],"above":[7],"RTL.":[8],"For":[9],"example,":[10],"golden":[11],"functional":[12,37],"models":[13],"are":[14],"being":[15],"written":[16],"as":[17,19,86],"clearly":[18],"possible":[20],"in":[21,87,119,128,143],"software":[22,36,52,59,99],"and":[23,39,68,106,137,145],"not":[24,133],"optimized":[25],"or":[26,55,64],"intended":[27],"for":[28],"synthesis.":[29],"Thus,":[30],"equivalence":[31,73,90],"verification":[32,91],"between":[33],"the":[34,40,50,95,98,107,120,138],"high-level":[35,51,65],"model":[38],"RTL":[41,54],"needed.":[43],"The":[44,75,123],"typical":[45],"approach":[46],"convert":[49],"into":[53],"gate-level":[56,88],"hardware,":[57],"via":[58],"path":[60,104],"enumeration,":[61],"symbolic":[62],"execution,":[63],"synthesis":[66],"techniques,":[67],"then":[69],"use":[70],"hardware":[71],"combinational":[72,89],"checking.":[74],"principle":[76],"contribution":[77],"of":[78,97,112,151],"this":[79],"paper":[80],"introduce":[83],"cutpoints":[84],"---":[85,92],"early":[93],"during":[94],"analysis":[96],"model,":[100],"thereby":[101],"avoiding":[102],"exponential":[103],"enumeration":[105],"potential":[108],"logical":[109],"blow-up":[111],"merging":[113],"execution":[114],"paths":[115],"that":[116],"can":[117],"occur":[118],"usual":[121],"approach.":[122],"method":[124,139],"conservative,":[126],"but":[127],"our":[129],"experiments,":[130],"we":[131],"did":[132],"encounter":[134],"spurious":[135],"counterexamples,":[136],"showed":[140],"large":[141],"improvements":[142],"runtime":[144],"memory":[146],"usage":[147],"on":[148],"a":[149],"family":[150],"IA-32":[152],"subset":[153],"instruction":[154],"length":[155],"decoders,":[156],"an":[157],"industry-suggested":[158],"challenge":[159],"problem.":[160]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":4}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}