{"id":"https://openalex.org/W2157522838","doi":"https://doi.org/10.1145/1146909.1147134","title":"Chameleon ART","display_name":"Chameleon ART","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2157522838","doi":"https://doi.org/10.1145/1146909.1147134","mag":"2157522838"},"language":"en","primary_location":{"id":"doi:10.1145/1146909.1147134","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1147134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation  - DAC '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011887685","display_name":"Sherif Hammouda","orcid":"https://orcid.org/0000-0003-4624-103X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sherif Hammouda","raw_affiliation_strings":["Mentor Graphics Egypt, Cairo, Egypt and University of Calgary, Calgary, Alberta"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Egypt, Cairo, Egypt and University of Calgary, Calgary, Alberta","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102086761","display_name":"Hazem Said","orcid":null},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hazem Said","raw_affiliation_strings":["Ain Shams University, Abbassia, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ain Shams University, Abbassia, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111972259","display_name":"Mohamed Dessouky","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohamed Dessouky","raw_affiliation_strings":["Mentor Graphics Egypt, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Egypt, Cairo, Egypt","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057808181","display_name":"Mohamed Tawfik","orcid":"https://orcid.org/0000-0002-3514-3963"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohamed Tawfik","raw_affiliation_strings":["Mentor Graphics Egypt, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Egypt, Cairo, Egypt","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102024509","display_name":"Quang Nguyen","orcid":"https://orcid.org/0009-0000-5243-196X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Quang Nguyen","raw_affiliation_strings":["ON Semiconductor France SAS, Toulouse, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ON Semiconductor France SAS, Toulouse, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004601413","display_name":"Wael Badawy","orcid":"https://orcid.org/0000-0003-0251-9124"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Wael Badawy","raw_affiliation_strings":["University of Calgary, Calgary, Alberta"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Calgary, Calgary, Alberta","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004204048","display_name":"Hazem M. Abbas","orcid":"https://orcid.org/0000-0001-9128-3111"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hazem Abbas","raw_affiliation_strings":["Mentor Graphics Egypt, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Egypt, Cairo, Egypt","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026798538","display_name":"Hussein I. Shahein","orcid":null},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hussein Shahein","raw_affiliation_strings":["Ain Shams University, Abbassia, Cairo, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ain Shams University, Abbassia, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5337,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.84349197,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"885","last_page":"885"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9632131457328796},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7447442412376404},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6373599171638489},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5923888683319092},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5230841636657715},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5063842535018921},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4955097436904907},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4552738070487976},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44456830620765686},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.4411121904850006},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.438212513923645},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4268796145915985},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4239407777786255},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3739256262779236},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33363550901412964},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.32381725311279297},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28736963868141174},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27886301279067993},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24751129746437073},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18225106596946716},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12093377113342285},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.09473833441734314},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06707653403282166}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9632131457328796},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7447442412376404},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6373599171638489},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5923888683319092},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5230841636657715},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5063842535018921},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4955097436904907},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4552738070487976},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44456830620765686},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.4411121904850006},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.438212513923645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4268796145915985},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4239407777786255},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3739256262779236},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33363550901412964},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.32381725311279297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28736963868141174},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27886301279067993},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24751129746437073},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18225106596946716},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12093377113342285},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.09473833441734314},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06707653403282166},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1146909.1147134","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1147134","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation  - DAC '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W60873545","https://openalex.org/W1872183006","https://openalex.org/W1991676903","https://openalex.org/W2000828740","https://openalex.org/W2099528214","https://openalex.org/W2108477391","https://openalex.org/W2116235542","https://openalex.org/W2119073565","https://openalex.org/W2153245554","https://openalex.org/W2161829639"],"related_works":["https://openalex.org/W3080940989","https://openalex.org/W2967850598","https://openalex.org/W2091329789","https://openalex.org/W4287685600","https://openalex.org/W2376028644","https://openalex.org/W2045697850","https://openalex.org/W2304374807","https://openalex.org/W2583707817","https://openalex.org/W4292182797","https://openalex.org/W2253173388"],"abstract_inverted_index":{"Presented":[0],"in":[1,32,60,83],"this":[2],"paper":[3],"is":[4,104],"a":[5,38,85],"tool":[6],"that":[7,42],"automatically":[8],"migrates":[9],"analog":[10,81],"designs":[11],"from":[12],"one":[13],"process":[14,50],"to":[15,47,106],"another":[16],"while":[17,88],"keeping":[18],"circuit":[19,72],"and":[20,69,116],"layout":[21,39],"topologies.":[22],"A":[23],"netlist":[24],"migration":[25,40,73,99],"engine":[26,41],"recalculates":[27],"the":[28,33,44,48,61,95,108],"new":[29,49],"device":[30],"dimensions":[31],"target":[34],"technology":[35],"followed":[36],"by":[37],"compacts":[43],"design":[45,51,57],"according":[46],"rules.":[52],"The":[53,71,98],"overall":[54,109],"framework":[55],"preserves":[56],"intelligence":[58],"embedded":[59],"original":[62,96],"IP":[63],"such":[64],"as":[65],"symmetry,":[66],"hierarchy,":[67],"placement":[68],"routing.":[70],"engine,":[74],"being":[75],"very":[76],"fast,":[77],"can":[78],"retarget":[79],"large":[80],"blocks":[82],"only":[84],"few":[86],"minutes":[87],"giving":[89],"same":[90],"or":[91],"better":[92],"performance":[93],"of":[94,100],"design.":[97],"3":[101],"different":[102],"circuits":[103,112],"presented":[105],"validate":[107],"methodology.":[110],"These":[111],"have":[113],"been":[114],"fabricated":[115],"measured.":[117]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}