{"id":"https://openalex.org/W2153092327","doi":"https://doi.org/10.1145/1146909.1147067","title":"Leakage power reduction of embedded memories on FPGAs through location assignment","display_name":"Leakage power reduction of embedded memories on FPGAs through location assignment","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2153092327","doi":"https://doi.org/10.1145/1146909.1147067","mag":"2153092327"},"language":"en","primary_location":{"id":"doi:10.1145/1146909.1147067","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1147067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation - DAC '06","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101882891","display_name":"Meng Yan","orcid":"https://orcid.org/0000-0001-7789-3124"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Meng","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036932071","display_name":"Timothy Sherwood","orcid":"https://orcid.org/0000-0002-6550-6075"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Timothy Sherwood","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000231774","display_name":"Ryan Kastner","orcid":"https://orcid.org/0000-0001-9062-5570"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Kastner","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"612","last_page":"612"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7089418172836304},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6583126187324524},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6451958417892456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6266682744026184},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5625044107437134},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4451349675655365},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4244092106819153},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34748023748397827},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2635044455528259},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1854812204837799},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1315264105796814}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7089418172836304},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6583126187324524},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6451958417892456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6266682744026184},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5625044107437134},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4451349675655365},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4244092106819153},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34748023748397827},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2635044455528259},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1854812204837799},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1315264105796814},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1146909.1147067","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1147067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation - DAC '06","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.561.3827","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.561.3827","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cseweb.ucsd.edu/~kastner/papers/dac06-fpga_memory_power.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.75,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1492553566","https://openalex.org/W2005091154","https://openalex.org/W2013409221","https://openalex.org/W2013507147","https://openalex.org/W2022698427","https://openalex.org/W2066051358","https://openalex.org/W2069262460","https://openalex.org/W2102257862","https://openalex.org/W2110999128","https://openalex.org/W2114266730","https://openalex.org/W2124021899","https://openalex.org/W2125469204","https://openalex.org/W2131862714","https://openalex.org/W2137978438","https://openalex.org/W2139433465","https://openalex.org/W2140219379","https://openalex.org/W2141248063","https://openalex.org/W2141287958","https://openalex.org/W2148923014","https://openalex.org/W2151731855","https://openalex.org/W2170510975"],"related_works":["https://openalex.org/W2347486132","https://openalex.org/W2316789606","https://openalex.org/W2350340797","https://openalex.org/W4293224283","https://openalex.org/W2950501077","https://openalex.org/W2368601041","https://openalex.org/W2079984045","https://openalex.org/W2582182843","https://openalex.org/W2360060283","https://openalex.org/W2744119985"],"abstract_inverted_index":{"Transistor":[0],"leakage":[1,57,74,112,138],"is":[2,48,62],"poised":[3],"to":[4,21,45,64,107],"become":[5],"the":[6,34,40,56,93,96,109,124,133,135],"dominant":[7],"source":[8],"of":[9,31,42,73,95,105,111,126,137,146,158],"power":[10,139],"dissipation":[11],"in":[12,78,113,119],"digital":[13],"systems,":[14,82],"and":[15,36,66,90,121,128,160],"reconfigurable":[16],"devices":[17],"are":[18,86,164],"not":[19],"immune":[20],"this":[22,99],"problem.":[23],"Modern":[24],"FPGAs":[25],"already":[26],"have":[27],"a":[28,103],"significant":[29,71],"amount":[30,72,136],"memory":[32,44,60,84],"on":[33],"die,":[35],"with":[37],"each":[38],"generation":[39],"proportion":[41],"embedded":[43,59,115],"logic":[46],"cells":[47],"growing.":[49],"While":[50],"assigning":[51],"high":[52],"Vth":[53],"can":[54,140],"limit":[55],"power,":[58],"timing":[61],"critical":[63],"performance":[65],"will":[67],"draw":[68],"an":[69],"increasingly":[70],"current.":[75],"However,":[76],"unlike":[77],"many":[79],"processor":[80],"based":[81],"on-chip":[83],"accesses":[85],"often":[87],"fully":[88],"deterministic":[89],"completely":[91],"under":[92],"control":[94],"scheduler.":[97],"In":[98],"paper":[100],"we":[101],"explore":[102],"variety":[104],"techniques":[106],"battle":[108],"problem":[110],"FPGA":[114],"memories":[116],"that":[117,161],"range":[118],"complexity":[120],"effectiveness.":[122],"Through":[123],"addition":[125],"sleep":[127],"drowsy":[129],"modes,":[130],"controlled":[131],"by":[132,143],"scheduler,":[134],"be":[141],"reduced":[142],"several":[144],"orders":[145],"magnitude.":[147],"We":[148],"show":[149],"how":[150],"even":[151],"very":[152],"simple":[153],"schemes":[154],"offer":[155],"large":[156],"amounts":[157],"benefit,":[159],"further":[162],"reductions":[163],"possible":[165],"through":[166],"careful":[167],"leakage-aware":[168],"data":[169],"placement.":[170]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}