{"id":"https://openalex.org/W2100465945","doi":"https://doi.org/10.1145/1146909.1147048","title":"DAG-aware AIG rewriting a fresh look at combinational logic synthesis","display_name":"DAG-aware AIG rewriting a fresh look at combinational logic synthesis","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2100465945","doi":"https://doi.org/10.1145/1146909.1147048","mag":"2100465945"},"language":"en","primary_location":{"id":"doi:10.1145/1146909.1147048","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1147048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation - DAC '06","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102897547","display_name":"Satrajit Chatterjee","orcid":"https://orcid.org/0000-0001-8135-8378"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satrajit Chatterjee","raw_affiliation_strings":["Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Brayton","raw_affiliation_strings":["Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput.Sci., California Univ., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":487,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"532","last_page":"532"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.8525943756103516},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.737800121307373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6598460078239441},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4583825469017029},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3699539601802826},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34581494331359863},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3261892795562744},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3123866021633148}],"concepts":[{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.8525943756103516},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.737800121307373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6598460078239441},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4583825469017029},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3699539601802826},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34581494331359863},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3261892795562744},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3123866021633148}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1145/1146909.1147048","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1147048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation - DAC '06","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.125.9390","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.125.9390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-cad.eecs.berkeley.edu/~brayton/publications/2006/dac06_rwr.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.422.1260","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.422.1260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.cecs.pdx.edu/~mperkows/CLASS_573/febr-2007/p532-mishchenko.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.72.6237","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.72.6237","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.berkeley.edu/~alanmi/publications/2006/dac06_rwr.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.94.2516","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.94.2516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www2.dac.com/data2/43rd/43acceptedpapers.nsf/0c4c09c6ffa905c487256b7b007afb72/a60ae4a54ce22401872571550074526f/$FILE/32_5.PDF","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W35668030","https://openalex.org/W169157382","https://openalex.org/W1494481937","https://openalex.org/W1511688816","https://openalex.org/W1612810659","https://openalex.org/W1813681271","https://openalex.org/W1979269278","https://openalex.org/W1985457698","https://openalex.org/W2025617772","https://openalex.org/W2035561773","https://openalex.org/W2060407451","https://openalex.org/W2096466247","https://openalex.org/W2098667711","https://openalex.org/W2105715355","https://openalex.org/W2106950603","https://openalex.org/W2123710050","https://openalex.org/W2135453964","https://openalex.org/W2145126108","https://openalex.org/W2151793720","https://openalex.org/W2152173554","https://openalex.org/W2154275811","https://openalex.org/W2159034123","https://openalex.org/W2163205571","https://openalex.org/W2165643425","https://openalex.org/W3148005990"],"related_works":["https://openalex.org/W2072840391","https://openalex.org/W818963952","https://openalex.org/W2018106661","https://openalex.org/W1939541994","https://openalex.org/W2039140951","https://openalex.org/W2074526596","https://openalex.org/W2169337913","https://openalex.org/W4242010157","https://openalex.org/W2157277696","https://openalex.org/W2125277664"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,26,68],"technique":[4,13],"for":[5],"preprocessing":[6],"combinational":[7,20],"logic":[8,21,47],"before":[9],"technology":[10],"mapping.":[11,113],"The":[12,33,61],"is":[14,65,88],"based":[15],"on":[16,73],"the":[17,79,107,110],"representation":[18],"of":[19,28,91,109],"using":[22],"And-Inverter":[23],"Graphs":[24],"(AIGs),":[25],"networks":[27],"two-input":[29],"ANDs":[30],"and":[31,51,87,96],"inverters.":[32],"optimization":[34],"works":[35],"by":[36,44,106],"alternating":[37],"DAG-aware":[38],"AIG":[39,53],"rewriting,":[40],"which":[41,55],"reduces":[42],"area":[43],"sharing":[45],"common":[46],"without":[48,58],"increasing":[49,59],"delay,":[50],"algebraic":[52],"balancing,":[54],"minimizes":[56],"delay":[57],"area.":[60],"new":[62],"technology-independent":[63],"flow":[64],"implemented":[66],"in":[67],"public-domain":[69],"tool":[70],"ABC.":[71],"Experiments":[72],"large":[74,85],"industrial":[75],"benchmarks":[76],"show":[77],"that":[78],"proposed":[80],"methodology":[81],"scales":[82],"to":[83],"very":[84],"designs":[86],"several":[89],"orders":[90],"magnitude":[92],"faster":[93],"than":[94],"SIS":[95],"MVSIS":[97],"while":[98],"offering":[99],"comparable":[100],"or":[101],"better":[102],"quality":[103,108],"when":[104],"measured":[105],"network":[111],"after":[112]},"counts_by_year":[{"year":2026,"cited_by_count":13},{"year":2025,"cited_by_count":39},{"year":2024,"cited_by_count":26},{"year":2023,"cited_by_count":28},{"year":2022,"cited_by_count":22},{"year":2021,"cited_by_count":18},{"year":2020,"cited_by_count":20},{"year":2019,"cited_by_count":33},{"year":2018,"cited_by_count":31},{"year":2017,"cited_by_count":26},{"year":2016,"cited_by_count":21},{"year":2015,"cited_by_count":17},{"year":2014,"cited_by_count":22},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":23}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}