{"id":"https://openalex.org/W2156783052","doi":"https://doi.org/10.1145/1146909.1146992","title":"A flexible and scalable methodology for GHz-speed structural test","display_name":"A flexible and scalable methodology for GHz-speed structural test","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2156783052","doi":"https://doi.org/10.1145/1146909.1146992","mag":"2156783052"},"language":"en","primary_location":{"id":"doi:10.1145/1146909.1146992","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1146992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation - DAC '06","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111975503","display_name":"Vikram Iyengar","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikram Iyengar","raw_affiliation_strings":["IBM Microelectronics, Essex Junction, VT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics, Essex Junction, VT","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078137581","display_name":"Gary Grise","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gary Grise","raw_affiliation_strings":["IBM Microelectronics, Essex Junction, VT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics, Essex Junction, VT","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020392888","display_name":"Mark P. Taylor","orcid":"https://orcid.org/0000-0002-4158-0983"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Taylor","raw_affiliation_strings":["IBM Microelectronics, Essex Junction, VT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics, Essex Junction, VT","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"314","last_page":"314"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.7524679899215698},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6824710369110107},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6764270663261414},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6097635626792908},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.6026136875152588},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5582401752471924},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5316168665885925},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.530543863773346},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5127593278884888},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45407944917678833},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4275432825088501},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4272930920124054},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.42518144845962524},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41916748881340027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40147697925567627},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2622721791267395},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21403533220291138},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.20433169603347778},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.161102294921875},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14086374640464783},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12133380770683289}],"concepts":[{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.7524679899215698},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6824710369110107},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6764270663261414},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6097635626792908},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.6026136875152588},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5582401752471924},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5316168665885925},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.530543863773346},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5127593278884888},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45407944917678833},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4275432825088501},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4272930920124054},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42518144845962524},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41916748881340027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40147697925567627},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2622721791267395},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21403533220291138},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.20433169603347778},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.161102294921875},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14086374640464783},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12133380770683289},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1146909.1146992","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1146992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation - DAC '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1625855991","https://openalex.org/W1863819993","https://openalex.org/W2102127226","https://openalex.org/W2111263361","https://openalex.org/W2118744758","https://openalex.org/W2124407221","https://openalex.org/W2133812334","https://openalex.org/W2134276011","https://openalex.org/W2143354328","https://openalex.org/W2144404543","https://openalex.org/W2144898259","https://openalex.org/W2146488229","https://openalex.org/W2166789195"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2150046587","https://openalex.org/W2543176856","https://openalex.org/W1897203488","https://openalex.org/W2764440971","https://openalex.org/W2616892825","https://openalex.org/W1837475237","https://openalex.org/W2624668974","https://openalex.org/W3088373974","https://openalex.org/W2806771822"],"abstract_inverted_index":{"At-speed":[0],"test":[1,15,43,58,82,115],"of":[2,83],"integrated":[3],"circuits":[4],"is":[5,16],"becoming":[6],"critical":[7],"to":[8,23,28,51,57,114],"detect":[9],"subtle":[10],"delay":[11],"defects.":[12],"Simulation-based":[13],"functional":[14,54,100],"difficult":[17],"because":[18,47],"low-cost":[19,32],"testers":[20,33],"are":[21,45,49],"unable":[22,50],"supply":[24,52],"multiple":[25],"asynchronous":[26,116],"clocks":[27],"the":[29,68,90,94],"IC.":[30],"Moreover,":[31,62],"simply":[34],"cannot":[35],"operate":[36],"at":[37],"chip":[38],"speed.":[39],"Existing":[40],"structural":[41,81],"at-speed":[42,99,129],"methods":[44],"inadequate":[46],"they":[48,63],"sufficiently-varied":[53],"clock":[55,101,117],"sequences":[56],"complex":[59,98],"sequential":[60],"logic.":[61],"require":[64],"tight":[65,87],"restrictions":[66,88],"on":[67,89],"circuit":[69,91],"design.":[70,92],"In":[71,93],"this":[72],"paper,":[73],"we":[74],"present":[75,95],"a":[76,112],"new":[77],"method":[78,113],"for":[79,103,122],"GHz-speed":[80],"ASICs":[84,126],"having":[85],"no":[86],"implementation,":[96],"any":[97],"waveform":[102],"16":[104],"cycles":[105],"can":[106],"be":[107],"applied.":[108],"We":[109],"also":[110],"describe":[111],"domains":[118],"simultaneously.":[119],"Experimental":[120],"results":[121],"two":[123],"multi-million":[124],"gate":[125],"demonstrate":[127],"high":[128],"coverage.":[130]},"counts_by_year":[],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}