{"id":"https://openalex.org/W2123594882","doi":"https://doi.org/10.1145/1146909.1146982","title":"System-level exploration tools for MPSoC designs","display_name":"System-level exploration tools for MPSoC designs","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2123594882","doi":"https://doi.org/10.1145/1146909.1146982","mag":"2123594882"},"language":"en","primary_location":{"id":"doi:10.1145/1146909.1146982","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1146982","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation  - DAC '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089238424","display_name":"Peter Flake","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peter Flake","raw_affiliation_strings":["Imperas, Inc., Palo Alto, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperas, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053477423","display_name":"Simon Davidmann","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Simon Davidmann","raw_affiliation_strings":["Imperas, Inc., Palo Alto, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperas, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081542841","display_name":"Frank Schirrmeister","orcid":"https://orcid.org/0009-0002-8119-1779"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Frank Schirrmeister","raw_affiliation_strings":["Imperas, Inc., Palo Alto, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperas, Inc., Palo Alto, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5692,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67246465,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"286","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9262734651565552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6789802312850952},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4851594567298889},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.478963166475296},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45120561122894287},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4298107624053955}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9262734651565552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6789802312850952},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4851594567298889},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.478963166475296},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45120561122894287},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4298107624053955}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1146909.1146982","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1146982","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation  - DAC '06","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.215.909","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.215.909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.453.7357","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.453.7357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/DAC-1964-2006/PAPERS/2006/DAC06/PDFFILES/P0286.PDF","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1973515621"],"related_works":["https://openalex.org/W2002682434","https://openalex.org/W2617295311","https://openalex.org/W2106165004","https://openalex.org/W2537443402","https://openalex.org/W2111919017","https://openalex.org/W613069195","https://openalex.org/W1970446888","https://openalex.org/W2170029576","https://openalex.org/W2020285078","https://openalex.org/W2102117846"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4],"the":[5,24,36,44,66],"challenges":[6,27],"users":[7],"face":[8],"for":[9,28],"software":[10],"development":[11],"on":[12,14],"Systems":[13],"Chip":[15],"(SoC)":[16],"involving":[17],"multiple":[18],"cores.":[19],"We":[20,39],"will":[21,32,40,58],"briefly":[22,43],"review":[23],"trends":[25],"and":[26,31,48,70],"MPSoC":[29,67],"design":[30],"derive":[33],"from":[34],"them":[35],"resulting":[37],"requirements.":[38],"then":[41],"discuss":[42],"required":[45],"exploration":[46],"tools":[47],"close":[49],"with":[50],"an":[51],"analysis":[52],"of":[53,56],"which":[54],"type":[55],"providers":[57],"be":[59],"able":[60],"to":[61,65],"provide":[62],"appropriate":[63],"solutions":[64],"challenge.":[68],"Categories":[69],"Subject":[71],"Descriptors":[72],"D.2.10":[73],"[Software":[74],"Engineering]":[75],"Design-":[76],"methodologies":[77]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}