{"id":"https://openalex.org/W2099074725","doi":"https://doi.org/10.1145/1146909.1146942","title":"Physical design methodology of power gating circuits for standard-cell-based design","display_name":"Physical design methodology of power gating circuits for standard-cell-based design","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2099074725","doi":"https://doi.org/10.1145/1146909.1146942","mag":"2099074725"},"language":"en","primary_location":{"id":"doi:10.1145/1146909.1146942","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1146942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation  - DAC '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008528998","display_name":"Hyung-Ock Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyung-Ock Kim","raw_affiliation_strings":["Dept. of Electr. Eng., KAIST, Daejon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., KAIST, Daejon","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Dept. of Electr. Eng., KAIST, Daejon"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., KAIST, Daejon","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101967329","display_name":"Hyuk Kim","orcid":"https://orcid.org/0000-0001-5841-5346"},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyuk Kim","raw_affiliation_strings":["Electronics and Telecommunications Research Institute ETRI  Daejeon  Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Research Institute ETRI  Daejeon  Korea","institution_ids":["https://openalex.org/I142401562"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087395015","display_name":"Ik-Soo Eo","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Iksoo Eo","raw_affiliation_strings":["Electronics and Telecommunications Research Institute ETRI  Daejeon  Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Research Institute ETRI  Daejeon  Korea","institution_ids":["https://openalex.org/I142401562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4509,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.9226648,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7994155883789062},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.759014368057251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6051953434944153},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.5425645709037781},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5377953052520752},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5300780534744263},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5250415802001953},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4875895380973816},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4832497239112854},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.4476722776889801},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.43261200189590454},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30637261271476746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2522892355918884},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23321804404258728},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18739059567451477},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.177086740732193},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1351054310798645},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08300197124481201},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.07367360591888428}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7994155883789062},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.759014368057251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6051953434944153},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.5425645709037781},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5377953052520752},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5300780534744263},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5250415802001953},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4875895380973816},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4832497239112854},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4476722776889801},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.43261200189590454},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30637261271476746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2522892355918884},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23321804404258728},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18739059567451477},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.177086740732193},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1351054310798645},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08300197124481201},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.07367360591888428},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1146909.1146942","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1146942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation  - DAC '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1601651202","https://openalex.org/W2017370932","https://openalex.org/W2114621701","https://openalex.org/W2124276471","https://openalex.org/W2140210510","https://openalex.org/W2143171378"],"related_works":["https://openalex.org/W2099074725","https://openalex.org/W2151657833","https://openalex.org/W1973258782","https://openalex.org/W2093304652","https://openalex.org/W2030607272","https://openalex.org/W2086775835","https://openalex.org/W4244696039","https://openalex.org/W2808428854","https://openalex.org/W2772390328","https://openalex.org/W4206210640"],"abstract_inverted_index":{"The":[0,83],"application":[1],"of":[2,19,31,51,76],"power":[3,26,39,45],"gating":[4,27],"circuits":[5,67],"to":[6,16,88,94],"semicustom":[7],"design":[8,34,79],"based":[9],"on":[10],"standard-cell":[11,53],"elements":[12,59],"is":[13,80,86],"limited":[14],"due":[15],"the":[17,29],"requirement":[18,30],"customizing":[20,32],"cells":[21],"that":[22,48],"are":[23,60],"tailored":[24],"for":[25,36],"or":[28],"physical":[33],"methodologies":[35],"placement":[37],"and":[38,68,92],"network.":[40],"We":[41],"propose":[42],"a":[43,95],"new":[44],"network":[46],"architecture":[47],"enables":[49],"use":[50],"conventional":[52],"elements.":[54,72],"A":[55,73],"few":[56],"custom":[57],"library":[58],"developed":[61],"wherever":[62],"needed,":[63],"including":[64],"output":[65],"interface":[66],"data":[69],"retention":[70],"storage":[71],"novel":[74],"method":[75],"current":[77],"switch":[78],"also":[81,93],"described.":[82],"proposed":[84],"methodology":[85],"applied":[87],"ISCAS":[89],"benchmark":[90],"circuits,":[91],"commercial":[96],"Viterbi":[97],"decoder":[98],"with":[99],"0.18/spl":[100],"mu/m":[101],"CMOS":[102],"technology.":[103]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}