{"id":"https://openalex.org/W2097331811","doi":"https://doi.org/10.1145/1146909.1146937","title":"SystemC transaction level models and RTL verification","display_name":"SystemC transaction level models and RTL verification","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2097331811","doi":"https://doi.org/10.1145/1146909.1146937","mag":"2097331811"},"language":"en","primary_location":{"id":"doi:10.1145/1146909.1146937","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1146937","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation - DAC '06","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079230572","display_name":"Stuart Swan","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stuart Swan","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA","Cadence Design Systems, Inc.,San Jose,CA,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, Inc.,San Jose,CA,USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5079230572"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.986717700958252},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.8853822350502014},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.790431022644043},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.7368891835212708},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.6592650413513184},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5655122399330139},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4751960039138794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4676225781440735},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44960832595825195},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.42840737104415894},{"id":"https://openalex.org/keywords/transaction-processing","display_name":"Transaction processing","score":0.416316419839859},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4108917713165283},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3346070945262909},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.1643553078174591},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16329175233840942},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09431284666061401},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.0825640857219696}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.986717700958252},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.8853822350502014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.790431022644043},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.7368891835212708},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.6592650413513184},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5655122399330139},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4751960039138794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4676225781440735},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44960832595825195},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.42840737104415894},{"id":"https://openalex.org/C72108876","wikidata":"https://www.wikidata.org/wiki/Q844565","display_name":"Transaction processing","level":3,"score":0.416316419839859},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4108917713165283},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3346070945262909},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.1643553078174591},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16329175233840942},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09431284666061401},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0825640857219696},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1146909.1146937","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1146909.1146937","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd annual conference on Design automation - DAC '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1529130237","https://openalex.org/W1536710422","https://openalex.org/W2148740615","https://openalex.org/W2481725867"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2390700130","https://openalex.org/W2557179738","https://openalex.org/W3146089259","https://openalex.org/W2044903879","https://openalex.org/W2166358658","https://openalex.org/W2161390130","https://openalex.org/W2358360848","https://openalex.org/W2359402975","https://openalex.org/W2028386630"],"abstract_inverted_index":{"This":[0],"paper":[1,32],"describes":[2],"how":[3,20,34,50],"systems":[4,43],"companies":[5,51],"are":[6,25,52],"adopting":[7],"SystemC":[8,65],"transaction":[9,22,66],"level":[10,23,67],"models":[11,24],"for":[12,28],"system":[13,38],"on":[14],"chip":[15],"design":[16,59],"and":[17,19,47,60],"verification,":[18],"these":[21],"being":[26],"reused":[27],"RTL":[29],"verification.":[30],"The":[31],"discusses":[33,49],"the":[35],"task":[36],"of":[37],"verification":[39,61],"is":[40],"changing":[41],"as":[42],"become":[44],"more":[45],"complex":[46],"it":[48],"striving":[53],"to":[54],"eliminate":[55],"fragmentation":[56],"within":[57],"their":[58],"flows":[62],"by":[63],"leveraging":[64],"models.":[68]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}