{"id":"https://openalex.org/W1991319506","doi":"https://doi.org/10.1145/1142980.1142988","title":"A game-theoretic framework for multimetric optimization of interconnect delay, power, and crosstalk noise during wire sizing","display_name":"A game-theoretic framework for multimetric optimization of interconnect delay, power, and crosstalk noise during wire sizing","publication_year":2004,"publication_date":"2004-06-07","ids":{"openalex":"https://openalex.org/W1991319506","doi":"https://doi.org/10.1145/1142980.1142988","mag":"1991319506"},"language":"en","primary_location":{"id":"doi:10.1145/1142980.1142988","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1142980.1142988","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060901976","display_name":"Narender Hanchate","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Narender Hanchate","raw_affiliation_strings":["University of South Florida, Tampa, FL","Univ. of South Florida, Tampa, Fl.#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of South Florida, Tampa, FL","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Univ. of South Florida, Tampa, Fl.#TAB#","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027665366","display_name":"N. Ranganathan","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagarajan Ranganathan","raw_affiliation_strings":["University of South Florida, Tampa, FL","Univ. of South Florida, Tampa, Fl.#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of South Florida, Tampa, FL","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Univ. of South Florida, Tampa, Fl.#TAB#","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2613432"],"apc_list":null,"apc_paid":null,"fwci":0.6749,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7095763,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"11","issue":"3","first_page":"711","last_page":"739"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.746747612953186},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7228776812553406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6629262566566467},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.5173613429069519},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.4704151451587677},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46863627433776855},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.46169742941856384},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3597341775894165},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3589521646499634},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.25510546565055847},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.22508010268211365},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2224242389202118},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.20264127850532532},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13404572010040283},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13379508256912231},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13210025429725647}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.746747612953186},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7228776812553406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6629262566566467},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.5173613429069519},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.4704151451587677},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46863627433776855},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.46169742941856384},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3597341775894165},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3589521646499634},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.25510546565055847},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.22508010268211365},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2224242389202118},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.20264127850532532},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13404572010040283},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13379508256912231},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13210025429725647},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1142980.1142988","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1142980.1142988","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W133582026","https://openalex.org/W173430487","https://openalex.org/W639492269","https://openalex.org/W1494464419","https://openalex.org/W1507146030","https://openalex.org/W1507269286","https://openalex.org/W1556480701","https://openalex.org/W1605074941","https://openalex.org/W1924383472","https://openalex.org/W1966624478","https://openalex.org/W1968700812","https://openalex.org/W1969438745","https://openalex.org/W2004809424","https://openalex.org/W2012552037","https://openalex.org/W2014919362","https://openalex.org/W2017990047","https://openalex.org/W2019746230","https://openalex.org/W2031457512","https://openalex.org/W2039104542","https://openalex.org/W2063698097","https://openalex.org/W2067050450","https://openalex.org/W2075567596","https://openalex.org/W2075922487","https://openalex.org/W2084312524","https://openalex.org/W2102256773","https://openalex.org/W2111828197","https://openalex.org/W2125515824","https://openalex.org/W2125537511","https://openalex.org/W2129565766","https://openalex.org/W2132332185","https://openalex.org/W2132500962","https://openalex.org/W2132754126","https://openalex.org/W2136198146","https://openalex.org/W2139002947","https://openalex.org/W2144023534","https://openalex.org/W2151663311","https://openalex.org/W2152621093","https://openalex.org/W2155161598","https://openalex.org/W2159759087","https://openalex.org/W2162891036","https://openalex.org/W2169359757","https://openalex.org/W4242472899","https://openalex.org/W4402607318","https://openalex.org/W6654887521","https://openalex.org/W6658218365","https://openalex.org/W6813096674"],"related_works":["https://openalex.org/W1551902604","https://openalex.org/W2101823170","https://openalex.org/W2373416410","https://openalex.org/W2029157208","https://openalex.org/W2106442776","https://openalex.org/W2777621569","https://openalex.org/W1609925765","https://openalex.org/W2391496906","https://openalex.org/W2552496475","https://openalex.org/W2123384017"],"abstract_inverted_index":{"The":[0,112,127,149,188,224],"continuous":[1],"scaling":[2],"of":[3,39,78,140,147,159,168,177,229,239,242,262,272,342,362],"interconnect":[4,14,41,48,101,160,178,263,275,329],"wires":[5],"in":[6,12,88,110,165,184,237,274,281,354],"deep":[7],"submicron":[8],"(DSM)":[9],"circuits":[10],"results":[11,246,305],"increased":[13],"delay,":[15,49,102,179],"power,":[16,50,103,180],"and":[17,28,43,46,51,66,104,118,137,162,171,181,226,250,265,277,289,297,315],"crosstalk":[18,44,52,105,163,182,266,282],"noise.":[19,53],"In":[20],"this":[21],"work,":[22],"we":[23],"develop":[24],"a":[25,62,131,278],"game-theoretic":[26],"framework":[27],"multimetric":[29],"optimization":[30,35,59,77,261,292],"algorithms":[31],"for":[32,259,326,364,369],"the":[33,56,76,90,115,119,138,145,156,166,174,185,194,198,202,205,211,215,220,230,240,256,291,294,307,339,351,365,370],"simultaneous":[34,260],"during":[36],"wire":[37,57,91,142,232,372],"sizing":[38,58,92,233,373],"(i)":[40,154],"delay":[42,161,264,276],"noise,":[45,106],"(ii)":[47,172],"We":[54],"formulate":[55],"problem":[60,93],"as":[61,135,155,173],"normal":[63],"form-game":[64],"model":[65],"solve":[67],"it":[68],"using":[69],"Nash":[70,366],"equilibrium":[71,367],"theory.":[72],"Game":[73],"theory":[74],"allows":[75],"multiple":[79],"metrics":[80],"with":[81,344],"conflicting":[82,109],"objectives.":[83],"This":[84],"property":[85],"is":[86,152,217,301,333,375],"exploited":[87],"modeling":[89],"while":[94],"simultaneously":[95],"optimizing":[96],"various":[97],"design":[98],"parameters":[99],"like":[100],"which":[107],"are":[108,122,133,191,235,324],"nature.":[111],"nets":[113,216],"connecting":[114],"driving":[116,206],"cell":[117,121,200],"driven":[120,199],"divided":[123],"into":[124],"net":[125,128,189,243,330],"segments.":[126,244,331],"segments":[129,190],"within":[130],"channel":[132],"modeled":[134,153],"players":[136],"range":[139],"possible":[141],"sizes":[143],"forms":[144],"set":[146],"strategies.":[148],"payoff":[150],"function":[151],"geometric":[157],"mean":[158],"noise":[164,183,267,283],"case":[167],"first":[169],"formulation,":[170],"weighted":[175],"sum":[176],"second":[186],"formulation.":[187],"optimized":[192],"from":[193,293],"ones":[195,203],"closest":[196],"to":[197,350],"towards":[201],"at":[204],"cell.":[207],"Complete":[208],"information":[209],"about":[210],"coupling":[212],"effects":[213],"among":[214],"extracted":[218],"after":[219],"detailed":[221],"routing":[222],"phase.":[223],"time":[225],"space":[227],"complexities":[228],"proposed":[231,257,371],"formulations":[234],"linear":[236],"terms":[238],"number":[241],"Experimental":[245],"on":[247],"several":[248],"medium":[249],"large":[251],"open-core":[252],"designs":[253],"indicate":[254],"that":[255,306,335],"algorithm":[258,308],"yields":[268],"an":[269],"average":[270],"reduction":[271,280],"21.48%":[273],"26.25%":[279],"without":[284],"any":[285],"area":[286],"overhead,":[287],"over":[288],"above":[290],"Cadence":[295],"place":[296],"route":[298],"tools.":[299],"It":[300,332],"shown":[302,334],"through":[303],"experimental":[304],"performs":[309],"significantly":[310,345],"better":[311,346],"than":[312],"simulated":[313],"annealing":[314],"genetic":[316],"search.":[317],"Further,":[318],"new":[319],"simple":[320],"but":[321],"accurate":[322],"models":[323,337,352],"developed":[325],"three":[327],"parallel":[328],"these":[336],"yield":[338],"same":[340],"level":[341],"accuracy":[343],"run":[347],"times":[348],"compared":[349],"reported":[353],"Chen":[355],"et":[356],"al.":[357],"[2004].":[358],"A":[359],"mathematical":[360],"proof":[361],"existence":[363],"solution":[368],"formulation":[374],"also":[376],"provided.":[377]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}