{"id":"https://openalex.org/W2293877842","doi":"https://doi.org/10.1145/1142980.1142986","title":"Warp Processors","display_name":"Warp Processors","publication_year":2004,"publication_date":"2004-06-07","ids":{"openalex":"https://openalex.org/W2293877842","doi":"https://doi.org/10.1145/1142980.1142986","mag":"2293877842"},"language":"en","primary_location":{"id":"doi:10.1145/1142980.1142986","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1142980.1142986","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015269679","display_name":"Roman Lysecky","orcid":"https://orcid.org/0000-0002-5000-0848"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Roman Lysecky","raw_affiliation_strings":["University of Arizona, Tucson, AZ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Arizona, Tucson, AZ","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of California, Riverside, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Vahid","raw_affiliation_strings":["University of California, Riverside, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside, CA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015269679"],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":2.2451,"has_fulltext":false,"cited_by_count":149,"citation_normalized_percentile":{"value":0.90399008,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"11","issue":"3","first_page":"659","last_page":"681"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.87639319896698},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6343433856964111},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6086301803588867},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5771632790565491},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5583223104476929},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.515451967716217},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48438626527786255},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.47079601883888245},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4517022669315338},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4352865219116211},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.43375495076179504},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4284970462322235},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2093212604522705}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.87639319896698},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6343433856964111},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6086301803588867},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5771632790565491},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5583223104476929},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.515451967716217},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48438626527786255},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.47079601883888245},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4517022669315338},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4352865219116211},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.43375495076179504},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4284970462322235},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2093212604522705},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1142980.1142986","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1142980.1142986","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1489161438","https://openalex.org/W1522086282","https://openalex.org/W1523051745","https://openalex.org/W1578833516","https://openalex.org/W1583432580","https://openalex.org/W1624489350","https://openalex.org/W1822968287","https://openalex.org/W1990150305","https://openalex.org/W2004068104","https://openalex.org/W2006428566","https://openalex.org/W2028902407","https://openalex.org/W2032094184","https://openalex.org/W2032732648","https://openalex.org/W2038837571","https://openalex.org/W2048672904","https://openalex.org/W2070822182","https://openalex.org/W2097265665","https://openalex.org/W2098298698","https://openalex.org/W2105984256","https://openalex.org/W2109706810","https://openalex.org/W2112764635","https://openalex.org/W2113764809","https://openalex.org/W2117285153","https://openalex.org/W2117638260","https://openalex.org/W2127859789","https://openalex.org/W2128195938","https://openalex.org/W2135521851","https://openalex.org/W2137265220","https://openalex.org/W2139637699","https://openalex.org/W2139904769","https://openalex.org/W2140156318","https://openalex.org/W2145292313","https://openalex.org/W2150675106","https://openalex.org/W2151970267","https://openalex.org/W2153228154","https://openalex.org/W2161911758","https://openalex.org/W2163599210","https://openalex.org/W2165099691","https://openalex.org/W2167036627","https://openalex.org/W2169074659","https://openalex.org/W2432517183","https://openalex.org/W2554438294","https://openalex.org/W4214626551","https://openalex.org/W4245044310"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W3096456556","https://openalex.org/W2005635288","https://openalex.org/W4240253816","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2184011203"],"abstract_inverted_index":{"We":[0,171,180,232],"describe":[1,172],"a":[2,8,13,26,31,47,50,61,77,90,182,226,273,276],"new":[3,94],"processing":[4,131,271],"architecture,":[5],"known":[6],"as":[7,76,162],"warp":[9,51,65,108,130,178,261,270],"processor,":[10],"that":[11,36,98,133,235],"utilizes":[12],"field-programmable":[14],"gate":[15],"array":[16],"(FPGA)":[17],"to":[18,92,152,163,188],"improve":[19,38],"the":[20,69,82,86,93,113,168,173,256,267],"speed":[21],"and":[22,58,84,112,147,158,192,195,200,210,244,258,263,284],"energy":[23,221],"consumption":[24],"of":[25,97,129,134,175,203,218,223,228,242,260,269,278],"software":[27,39,87],"binary":[28],"executing":[29],"on":[30,139,165],"microprocessor.":[32],"Unlike":[33],"previous":[34],"approaches":[35],"also":[37],"using":[40,46,107],"an":[41,140],"FPGA":[42,184],"but":[43],"do":[44],"so":[45,161],"special":[48],"compiler,":[49],"processor":[52,66],"achieves":[53],"these":[54],"improvements":[55,114],"completely":[56],"transparently":[57],"operates":[59],"from":[60],"standard":[62],"binary.":[63],"A":[64],"dynamically":[67,135],"detects":[68],"binary's":[70],"critical":[71],"regions,":[72],"reimplements":[73],"those":[74,119],"regions":[75,138],"custom":[78,183],"hardware":[79,95],"circuit":[80],"in":[81,275],"FPGA,":[83,141],"replaces":[85],"region":[88],"by":[89,121],"call":[91],"implementation":[96],"region.":[99],"While":[100],"not":[101],"all":[102,150],"benchmarks":[103],"can":[104,265],"be":[105],"improved":[106],"processing,":[109,262],"many":[110],"can,":[111],"are":[115,247],"dramatically":[116],"better":[117],"than":[118,250],"achievable":[120],"more":[122],"traditional":[123,251],"architecture":[124],"improvements.":[125],"The":[126],"hardest":[127],"part":[128],"is":[132],"reimplementing":[136],"code":[137],"requiring":[142],"partitioning,":[143,204],"decompilation,":[144,205],"synthesis,":[145,206],"placement,":[146,209],"routing":[148],"tools,":[149,194],"having":[151],"execute":[153],"with":[154,167,220],"minimal":[155],"computation":[156,243],"time":[157],"data":[159],"memory":[160,245],"coexist":[164],"chip":[166],"main":[169],"processor.":[170,179],"results":[174],"developing":[176],"our":[177,236],"developed":[181,197],"fabric":[185],"specifically":[186],"designed":[187],"enable":[189],"lean":[190],"place":[191],"route":[193],"we":[196,264],"extremely":[198],"fast":[199],"efficient":[201],"versions":[202],"technology":[207],"mapping,":[208],"routing.":[211],"Warp":[212],"processors":[213],"achieve":[214],"overall":[215],"application":[216],"speedups":[217],"6.3X":[219],"savings":[222],"66%":[224],"across":[225],"set":[227],"embedded":[229,285],"benchmark":[230],"applications.":[231,286],"further":[233],"show":[234],"tools":[237],"utilize":[238],"acceptably":[239],"small":[240],"amounts":[241],"which":[246],"far":[248],"less":[249],"tools.":[252],"Our":[253],"work":[254],"illustrates":[255],"feasibility":[257],"potential":[259],"foresee":[266],"possibility":[268],"becoming":[272],"feature":[274],"variety":[277],"computing":[279],"domains,":[280],"including":[281],"desktop,":[282],"server,":[283]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":11}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2016-06-24T00:00:00"}