{"id":"https://openalex.org/W1990033741","doi":"https://doi.org/10.1145/1142155.1142156","title":"Prototyping time- and space-efficient computations of algebraic operations over dynamically reconfigurable systems modeled by rewriting-logic","display_name":"Prototyping time- and space-efficient computations of algebraic operations over dynamically reconfigurable systems modeled by rewriting-logic","publication_year":2006,"publication_date":"2006-04-01","ids":{"openalex":"https://openalex.org/W1990033741","doi":"https://doi.org/10.1145/1142155.1142156","mag":"1990033741"},"language":"en","primary_location":{"id":"doi:10.1145/1142155.1142156","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1142155.1142156","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043206848","display_name":"Maur\u00edcio Ayala-Rinc\u00f3n","orcid":"https://orcid.org/0000-0003-0089-3905"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"M. Ayala-Rinc\u00f3n","raw_affiliation_strings":["Universidade de Bras\u00edlia, Brasilia D. F., Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Bras\u00edlia, Brasilia D. F., Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042189424","display_name":"Carlos H. Llanos","orcid":"https://orcid.org/0000-0002-0115-4461"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"C. H. Llanos","raw_affiliation_strings":["Universidade de Bras\u00edlia, Brasilia D. F., Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Bras\u00edlia, Brasilia D. F., Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019378528","display_name":"Ricardo Pezzuol Jacobi","orcid":"https://orcid.org/0000-0002-4520-7641"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"R. P. Jacobi","raw_affiliation_strings":["Universidade de Bras\u00edlia, Brasilia D. F., Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Bras\u00edlia, Brasilia D. F., Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037848636","display_name":"Reiner W. Hartenstein","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. W. Hartenstein","raw_affiliation_strings":["Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043206848"],"corresponding_institution_ids":["https://openalex.org/I150729083"],"apc_list":null,"apc_paid":null,"fwci":1.9904,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.8546269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"11","issue":"2","first_page":"251","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.8448837995529175},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8151541948318481},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5773078203201294},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5305018424987793},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5076652765274048},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.48281416296958923},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4669889807701111},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45771992206573486},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4545814096927643},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.43006765842437744},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3495323061943054},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29504501819610596},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2684309780597687},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24140360951423645},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.12371134757995605}],"concepts":[{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.8448837995529175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8151541948318481},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5773078203201294},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5305018424987793},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5076652765274048},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.48281416296958923},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4669889807701111},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45771992206573486},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4545814096927643},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.43006765842437744},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3495323061943054},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29504501819610596},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2684309780597687},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24140360951423645},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.12371134757995605},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1142155.1142156","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1142155.1142156","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":65,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W575981294","https://openalex.org/W1486937062","https://openalex.org/W1487854339","https://openalex.org/W1504068832","https://openalex.org/W1509443229","https://openalex.org/W1531886005","https://openalex.org/W1546119015","https://openalex.org/W1571801110","https://openalex.org/W1579200056","https://openalex.org/W1583295953","https://openalex.org/W1600419216","https://openalex.org/W1683919907","https://openalex.org/W1830765961","https://openalex.org/W1849019737","https://openalex.org/W1928673936","https://openalex.org/W1944218096","https://openalex.org/W1967006952","https://openalex.org/W1973456473","https://openalex.org/W1974887540","https://openalex.org/W1980302095","https://openalex.org/W1986880478","https://openalex.org/W1988964526","https://openalex.org/W2016433302","https://openalex.org/W2017442383","https://openalex.org/W2017711068","https://openalex.org/W2018010659","https://openalex.org/W2025355756","https://openalex.org/W2030371554","https://openalex.org/W2049600101","https://openalex.org/W2049858457","https://openalex.org/W2061171222","https://openalex.org/W2066689215","https://openalex.org/W2089599948","https://openalex.org/W2091567516","https://openalex.org/W2091905929","https://openalex.org/W2107705503","https://openalex.org/W2111403313","https://openalex.org/W2119640849","https://openalex.org/W2120363575","https://openalex.org/W2134287022","https://openalex.org/W2135743782","https://openalex.org/W2147892488","https://openalex.org/W2149935414","https://openalex.org/W2155850601","https://openalex.org/W2165025860","https://openalex.org/W2167956099","https://openalex.org/W2293552421","https://openalex.org/W2507006525","https://openalex.org/W2561675875","https://openalex.org/W2592270044","https://openalex.org/W2607159714","https://openalex.org/W2752885492","https://openalex.org/W2766554559","https://openalex.org/W2995746888","https://openalex.org/W3000114288","https://openalex.org/W3145128584","https://openalex.org/W4230919050","https://openalex.org/W4249015825","https://openalex.org/W4255255775","https://openalex.org/W4256206162","https://openalex.org/W4388216468","https://openalex.org/W6602945829","https://openalex.org/W6631739908","https://openalex.org/W6685311839"],"related_works":["https://openalex.org/W2120204135","https://openalex.org/W1796293478","https://openalex.org/W174435416","https://openalex.org/W2168276503","https://openalex.org/W2139396251","https://openalex.org/W1577544887","https://openalex.org/W1573537275","https://openalex.org/W2105713543","https://openalex.org/W4205908955","https://openalex.org/W2132239740"],"abstract_inverted_index":{"Many":[0],"algebraic":[1],"operations":[2,69],"can":[3,51,70,85,106],"be":[4,52,71,86,107],"efficiently":[5],"implemented":[6],"as":[7,16,102],"pipe":[8],"networks":[9],"in":[10,138,141,170,178],"arrays":[11,18,32,44,58],"of":[12,24,29,161],"functional":[13],"units":[14],"such":[15,101],"systolic":[17,31,57,83,144],"that":[19],"provide":[20],"a":[21,122],"large":[22],"amount":[23],"parallelism.":[25],"However,":[26],"the":[27,65,158,162,181],"applicability":[28],"classical":[30],"is":[33,128],"restricted":[34],"to":[35,93,109,130,157],"problems":[36],"with":[37,45],"strictly":[38],"regular":[39],"data":[40,61],"dependencies":[41],"yielding":[42],"only":[43],"uniform":[46],"linear":[47],"pipes.":[48],"This":[49],"limitation":[50],"circumvented":[53],"by":[54],"using":[55,180],"reconfigurable":[56,60,82,135,143],"or":[59],"path":[62],"arrays,":[63],"where":[64],"node":[66],"interconnections":[67],"and":[68,88,95,104,111,133,176],"redefined":[72],"even":[73],"at":[74],"run":[75],"time.":[76],"In":[77,117],"this":[78,118,153,171],"context,":[79],"several":[80],"alternative":[81],"architectures":[84,136],"explored":[87],"powerful":[89],"tools":[90],"are":[91],"needed":[92],"model":[94,132],"evaluate":[96,134],"them.":[97],"Well-known":[98],"rewriting-logic":[99,126,154],"environments":[100],"ELAN":[103],"Maude":[105],"used":[108],"specify":[110],"simulate":[112],"complex":[113],"application-specific":[114],"integrated":[115],"systems.":[116],"article":[119],"we":[120,151],"propose":[121],"methodology":[123,156],"based":[124],"on":[125],"which":[127],"adequate":[129],"quickly":[131],"(RA)":[137],"general":[139],"and,":[140],"particular,":[142],"architectures.":[145],"As":[146],"an":[147],"interesting":[148],"case":[149],"study":[150],"apply":[152],"modeling":[155],"space-efficient":[159],"treatment":[160],"Fast-Fourier":[163],"Transform":[164],"(FFT).":[165],"The":[166],"FFT":[167],"prototype":[168],"conceived":[169],"way,":[172],"has":[173],"been":[174],"specified":[175],"validated":[177],"VHDL":[179],"Quartus":[182],"II":[183],"system.":[184]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}