{"id":"https://openalex.org/W2062603907","doi":"https://doi.org/10.1145/1134650.1134675","title":"Bypass aware instruction scheduling for register file power reduction","display_name":"Bypass aware instruction scheduling for register file power reduction","publication_year":2006,"publication_date":"2006-06-14","ids":{"openalex":"https://openalex.org/W2062603907","doi":"https://doi.org/10.1145/1134650.1134675","mag":"2062603907"},"language":"en","primary_location":{"id":"doi:10.1145/1134650.1134675","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1134650.1134675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100322270","display_name":"Sanghyun Park","orcid":"https://orcid.org/0000-0002-5196-6193"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sanghyun Park","raw_affiliation_strings":["Seoul National University, Korea","Seoul National University (Korea)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University (Korea)","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044172378","display_name":"Aviral Shrivastava","orcid":"https://orcid.org/0000-0002-1075-897X"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aviral Shrivastava","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikil Dutt","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048632637","display_name":"Alex Nicolau","orcid":"https://orcid.org/0009-0003-9833-8455"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Nicolau","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082524666","display_name":"Yunheung Paek","orcid":"https://orcid.org/0000-0002-6412-2926"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yunheung Paek","raw_affiliation_strings":["Seoul National University, Korea","Seoul National University (Korea)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University (Korea)","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079202419","display_name":"Eugene Earlie","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Eugene Earlie","raw_affiliation_strings":["Intel","Intel#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9561622738838196},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.851646900177002},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.7131078243255615},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.7036767601966858},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6804665327072144},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5361608862876892},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5210713148117065},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.517790675163269},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.48934072256088257},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4744761288166046},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4701307713985443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33583715558052063},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.15730276703834534},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.143864244222641},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.09585559368133545}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9561622738838196},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.851646900177002},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.7131078243255615},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.7036767601966858},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6804665327072144},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5361608862876892},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5210713148117065},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.517790675163269},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.48934072256088257},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4744761288166046},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4701307713985443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33583715558052063},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.15730276703834534},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.143864244222641},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.09585559368133545},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1134650.1134675","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1134650.1134675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W152254645","https://openalex.org/W1471645717","https://openalex.org/W1686420892","https://openalex.org/W1963718362","https://openalex.org/W1997091807","https://openalex.org/W2005487922","https://openalex.org/W2057404685","https://openalex.org/W2107231530","https://openalex.org/W2110263160","https://openalex.org/W2111988840","https://openalex.org/W2121398690","https://openalex.org/W2127578285","https://openalex.org/W2132387319","https://openalex.org/W2137860371","https://openalex.org/W2141859544","https://openalex.org/W2144177047","https://openalex.org/W2154433299","https://openalex.org/W2155384061","https://openalex.org/W2170585292","https://openalex.org/W2171690753","https://openalex.org/W4236135525","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3022691489","https://openalex.org/W2165125411","https://openalex.org/W2000718530","https://openalex.org/W2104554143","https://openalex.org/W2581286023","https://openalex.org/W2554856125","https://openalex.org/W2054117411","https://openalex.org/W4240994858","https://openalex.org/W1506246762","https://openalex.org/W2161016424"],"abstract_inverted_index":{"Since":[0],"register":[1,20,31,58,81,147],"files":[2],"suffer":[3],"from":[4,43,79],"some":[5],"of":[6,92,135],"the":[7,30,37,44,57,72,80,87,93,96,119,146],"highest":[8],"power":[9,22,60,132,149],"densities":[10],"within":[11],"processors,":[12],"designers":[13],"have":[14],"investigated":[15],"several":[16,104],"architectural":[17],"strategies":[18],"for":[19],"file":[21,32,59,148],"reduction,":[23],"including":[24],"\"On":[25],"Demand":[26],"RF":[27],"Read\"":[28],"where":[29],"is":[33,40],"read":[34],"only":[35],"if":[36],"operand":[38],"value":[39],"not":[41],"available":[42],"bypasses.":[45],"However,":[46],"we":[47,102],"show":[48,130],"in":[49,56,95,111],"this":[50,100],"paper":[51],"that":[52,69],"significant":[53],"additional":[54,131],"reductions":[55,134],"consumption":[61,133],"can":[62],"be":[63,90],"obtained":[64],"by":[65],"scheduling":[66,85,108],"instructions":[67],"so":[68],"they":[70],"transfer":[71],"operands":[73],"via":[74],"bypasses,":[75],"rather":[76],"than":[77],"reading":[78],"file.":[82],"Such":[83],"instruction":[84,107],"requires":[86],"compiler":[88],"to":[89,137],"cognizant":[91],"bypasses":[94],"processor":[97,122],"pipeline.":[98],"In":[99],"paper,":[101],"develop":[103],"bypass":[105],"aware":[106],"heuristics":[109],"varying":[110],"time":[112],"complexity,":[113],"and":[114,139,144],"study":[115],"their":[116],"effectiveness":[117],"on":[118,140],"Intel":[120],"XScale":[121],"pipeline":[123],"running":[124],"MiBench":[125],"benchmarks.":[126],"Our":[127],"experimental":[128],"results":[129],"up":[136],"26%":[138],"average":[141],"12%":[142],"over":[143],"above":[145],"reduction":[150],"achieved":[151],"through":[152],"existing":[153],"techniques.":[154]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}