{"id":"https://openalex.org/W2096571882","doi":"https://doi.org/10.1145/1134650.1134671","title":"Effective compiler generation by architecture description","display_name":"Effective compiler generation by architecture description","publication_year":2006,"publication_date":"2006-06-14","ids":{"openalex":"https://openalex.org/W2096571882","doi":"https://doi.org/10.1145/1134650.1134671","mag":"2096571882"},"language":"en","primary_location":{"id":"doi:10.1145/1134650.1134671","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1134650.1134671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033153555","display_name":"Stefan Farfeleder","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Stefan Farfeleder","raw_affiliation_strings":["Technische Universit\u00e4t Wien"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Wien","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011211047","display_name":"Andreas Krall","orcid":"https://orcid.org/0009-0002-7668-6259"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Krall","raw_affiliation_strings":["Technische Universit\u00e4t Wien"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Wien","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004739472","display_name":"Edwin Steiner","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Edwin Steiner","raw_affiliation_strings":["Technische Universit\u00e4t Wien"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Wien","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009450149","display_name":"Florian Brandner","orcid":"https://orcid.org/0000-0002-2493-7864"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Florian Brandner","raw_affiliation_strings":["Technische Universit\u00e4t Wien"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Wien","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.9171435832977295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8696454167366028},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.697763979434967},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.6813555955886841},{"id":"https://openalex.org/keywords/allocator","display_name":"Allocator","score":0.6593252420425415},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5510066151618958},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"Compiler correctness","score":0.4990370273590088},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48164263367652893},{"id":"https://openalex.org/keywords/architecture-description-language","display_name":"Architecture description language","score":0.4492255747318268},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.42690107226371765},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.4144861102104187},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3618757724761963},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2676786184310913},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.21078231930732727},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.19489896297454834},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15244555473327637}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.9171435832977295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8696454167366028},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.697763979434967},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.6813555955886841},{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.6593252420425415},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5510066151618958},{"id":"https://openalex.org/C68366613","wikidata":"https://www.wikidata.org/wiki/Q5156378","display_name":"Compiler correctness","level":3,"score":0.4990370273590088},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48164263367652893},{"id":"https://openalex.org/C185245429","wikidata":"https://www.wikidata.org/wiki/Q362356","display_name":"Architecture description language","level":5,"score":0.4492255747318268},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.42690107226371765},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.4144861102104187},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3618757724761963},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2676786184310913},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.21078231930732727},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.19489896297454834},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15244555473327637},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1134650.1134671","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1134650.1134671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.72.2198","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.72.2198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.complang.tuwien.ac.at/andi/p145-farfeleder.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1486295934","https://openalex.org/W1594347742","https://openalex.org/W1999102544","https://openalex.org/W2007894850","https://openalex.org/W2010074783","https://openalex.org/W2025840053","https://openalex.org/W2027272202","https://openalex.org/W2056379800","https://openalex.org/W2057455870","https://openalex.org/W2063583051","https://openalex.org/W2070053315","https://openalex.org/W2091204037","https://openalex.org/W2092171844","https://openalex.org/W2111330410","https://openalex.org/W2112537029","https://openalex.org/W2118074391","https://openalex.org/W2118229154","https://openalex.org/W2133083437","https://openalex.org/W2136285318","https://openalex.org/W2146552289","https://openalex.org/W2152324051","https://openalex.org/W2162310026","https://openalex.org/W4236103971","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1529768310","https://openalex.org/W4390073573","https://openalex.org/W2155935413","https://openalex.org/W2043465108","https://openalex.org/W2479182427","https://openalex.org/W61798728","https://openalex.org/W8590703","https://openalex.org/W2116461111","https://openalex.org/W2097395075","https://openalex.org/W2584707592"],"abstract_inverted_index":{"Embedded":[0],"systems":[1],"have":[2],"an":[3,40,51,62],"extremely":[4],"short":[5],"time":[6],"to":[7,66],"market":[8],"and":[9,33,61,76,91],"therefore":[10],"require":[11],"easily":[12],"retargetable":[13],"compilers.":[14,34],"Architecture":[15],"description":[16],"languages":[17],"(ADLs)":[18],"provide":[19],"a":[20,46,58,67,98],"single":[21,99],"concise":[22],"architecture":[23],"specification":[24],"for":[25,42],"the":[26,71],"generation":[27],"of":[28],"hardware,":[29],"instruction":[30,56,63],"set":[31],"simulators":[32,90],"In":[35],"this":[36],"article,":[37],"we":[38,48],"present":[39],"ADL":[41,79],"compiler":[43,73],"generation.":[44],"From":[45],"specification,":[47],"can":[49,93],"derive":[50],"optimized":[52],"tree":[53],"pattern":[54],"matching":[55],"selector,":[57],"register":[59],"allocator":[60],"scheduler.":[64],"Compared":[65],"hand-crafted":[68],"back":[69],"end,":[70],"generated":[72],"produces":[74],"smaller":[75],"faster":[77],"code.The":[78],"is":[80],"rich":[81],"enough":[82],"that":[83],"other":[84],"tools,":[85],"such":[86],"as":[87],"assemblers,":[88],"linkers,":[89],"documentation,":[92],"all":[94],"be":[95],"obtained":[96],"from":[97],"specification.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}