{"id":"https://openalex.org/W4230702135","doi":"https://doi.org/10.1145/1133981.1133985","title":"Compiler and runtime support for efficient software transactional memory","display_name":"Compiler and runtime support for efficient software transactional memory","publication_year":2006,"publication_date":"2006-06-11","ids":{"openalex":"https://openalex.org/W4230702135","doi":"https://doi.org/10.1145/1133981.1133985"},"language":"en","primary_location":{"id":"doi:10.1145/1133981.1133985","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1133981.1133985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th ACM SIGPLAN Conference on Programming Language Design and Implementation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007158460","display_name":"Ali-Reza Adl-Tabatabai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali-Reza Adl-Tabatabai","raw_affiliation_strings":["Intel Labs, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111709219","display_name":"Brian T. R. Lewis","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian T. Lewis","raw_affiliation_strings":["Intel Labs, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014325488","display_name":"Vijay Menon","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijay Menon","raw_affiliation_strings":["Intel Labs, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101827642","display_name":"Brian Murphy","orcid":"https://orcid.org/0000-0002-6150-1576"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Brian R. Murphy","raw_affiliation_strings":["Intel China Research Center, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel China Research Center, Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111871445","display_name":"Bratin Saha","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bratin Saha","raw_affiliation_strings":["Intel Labs, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076969648","display_name":"Tatiana Shpeisman","orcid":"https://orcid.org/0000-0002-4225-8734"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tatiana Shpeisman","raw_affiliation_strings":["Intel Labs, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":27.264,"has_fulltext":false,"cited_by_count":208,"citation_normalized_percentile":{"value":0.99857646,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"26","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13471","display_name":"Cognitive Functions and Memory","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/3205","display_name":"Experimental and Cognitive Psychology"},"field":{"id":"https://openalex.org/fields/32","display_name":"Psychology"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.8951504230499268},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8881853818893433},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8570718765258789},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6530050039291382},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.540338397026062},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.49321335554122925},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4883370101451874},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4489176571369171},{"id":"https://openalex.org/keywords/concurrency-control","display_name":"Concurrency control","score":0.4426332116127014},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3351115584373474},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.1395776867866516},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08622938394546509}],"concepts":[{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.8951504230499268},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8881853818893433},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8570718765258789},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6530050039291382},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.540338397026062},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.49321335554122925},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4883370101451874},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4489176571369171},{"id":"https://openalex.org/C84511453","wikidata":"https://www.wikidata.org/wiki/Q2914952","display_name":"Concurrency control","level":3,"score":0.4426332116127014},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3351115584373474},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.1395776867866516},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08622938394546509},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1133981.1133985","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1133981.1133985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th ACM SIGPLAN Conference on Programming Language Design and Implementation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W57970420","https://openalex.org/W395358448","https://openalex.org/W1516903389","https://openalex.org/W1606217241","https://openalex.org/W2055100610","https://openalex.org/W2091085450","https://openalex.org/W2092911542","https://openalex.org/W2094175977","https://openalex.org/W2094222793","https://openalex.org/W2099537990","https://openalex.org/W2099661831","https://openalex.org/W2105055683","https://openalex.org/W2109065830","https://openalex.org/W2113751407","https://openalex.org/W2119964141","https://openalex.org/W2129990308","https://openalex.org/W2133386065","https://openalex.org/W2135488322","https://openalex.org/W2141157907","https://openalex.org/W2169000705","https://openalex.org/W2395077608","https://openalex.org/W2561675875","https://openalex.org/W4234703016","https://openalex.org/W4236135525","https://openalex.org/W4242949098","https://openalex.org/W6608160308","https://openalex.org/W6630742286","https://openalex.org/W6631341184","https://openalex.org/W6638610228","https://openalex.org/W6681975522","https://openalex.org/W6684465264","https://openalex.org/W7002337346"],"related_works":["https://openalex.org/W2088444093","https://openalex.org/W133473147","https://openalex.org/W2152491655","https://openalex.org/W2076409732","https://openalex.org/W924353067","https://openalex.org/W4252722439","https://openalex.org/W2992926879","https://openalex.org/W2045742725","https://openalex.org/W2120193195","https://openalex.org/W2094214855"],"abstract_inverted_index":{"Programmers":[0],"have":[1,58],"traditionally":[2],"used":[3],"locks":[4,19,29],"to":[5,9,35,64,136,179],"synchronize":[6],"concurrent":[7,52,71],"access":[8],"shared":[10],"data.":[11],"Lock-based":[12],"synchronization,":[13],"however,":[14],"has":[15],"well-known":[16],"pitfalls:":[17],"using":[18],"for":[20,77,94,147],"fine-grain":[21],"synchronization":[22],"and":[23,33,49,91,126,142],"composing":[24],"code":[25],"that":[26,45,81,120,172,182],"already":[27],"uses":[28],"are":[30],"both":[31,122],"difficult":[32],"prone":[34],"deadlock.":[36],"Transactional":[37,54],"memory":[38,55,96,105],"provides":[39],"an":[40],"alternate":[41],"concurrency":[42],"control":[43],"mechanism":[44],"avoids":[46],"these":[47,173],"pitfalls":[48],"significantly":[50],"eases":[51],"programming.":[53],"language":[56,72,97],"constructs":[57],"recently":[59],"been":[60],"proposed":[61],"as":[62],"extensions":[63],"existing":[65],"languages":[66],"or":[67],"included":[68],"in":[69],"new":[70,78],"specifications,":[73],"opening":[74],"the":[75,83,134,138,156],"door":[76],"compiler":[79,90,132],"optimizations":[80,93,150,160],"target":[82],"overheads":[84,139],"of":[85,124,140,158,183],"transactional":[86,95,104,167,176],"memory.This":[87],"paper":[88],"presents":[89],"runtime":[92,112],"constructs.":[98],"We":[99,154],"present":[100],"a":[101,110,162],"high-performance":[102],"software":[103],"system":[106,115],"(STM)":[107],"integrated":[108],"into":[109],"managed":[111],"environment.":[113],"Our":[114,130,169],"efficiently":[116],"implements":[117],"nested":[118],"transactions":[119,125],"support":[121],"composition":[123],"partial":[127],"roll":[128],"back.":[129],"JIT":[131,149],"is":[133],"first":[135],"optimize":[137],"STM,":[141],"we":[143],"show":[144,171],"novel":[145],"techniques":[146,174],"enabling":[148],"on":[151,161],"STM":[152],"operations.":[153],"measure":[155],"performance":[157,178],"our":[159],"16-way":[163],"SMP":[164],"running":[165],"multi-threaded":[166],"workloads.":[168],"results":[170],"enable":[175],"memory's":[177],"compete":[180],"with":[181],"well-tuned":[184],"synchronization.":[185]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":8}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}